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As the semiconductor industry approaches the limits of traditional silicon 
CMOS scaling, the introduction of performance boosters such as novel materials and 
innovative device structures has become necessary for future high speed and low 
power logic applications.  High mobility materials are being considered to replace Si 
as the channel materials, in order to achieve higher drive currents at lower operating 
voltages.  In particular, InGaAs and Ge or GeSn have become of great interest due to 
their high electron and hole mobilities, respectively.  This thesis work aims to address 
various challenges in taking full advantage of the high mobility channel materials for 
future CMOS logic applications. 
For In0.7Ga0.3As N-MOSFETs, a selective epitaxy process using MOCVD was 
first developed to grow a high quality InGaAs film.  The process module was then 
integrated into a self-aligned gate-first process to fabricate the In0.7Ga0.3As N-
MOSFETs.  Significant reduction in S/D series resistance was achieved due to 
 x 
combined contributions from the high S/D doping concentration as well as the 
structural improvement arising from the raised S/D structure. 
Next, the concept and demonstration of two novel surface passivation 
techniques were exploited to realize high-quality metal gate/high-k dielectric stacks 
on InGaAs: InP capping and low-temperature Si2H6 passivation.  Introducing an InP 
capping layer in In0.7Ga0.3As N-MOSFETs was found to reduce the subthreshold 
swing S and increase the drive current.  Low-temperature Si2H6 passivation was 
developed to effectively passivate the In0.7Ga0.3As surface, enabling the realization of 
In0.7Ga0.3As N-MOSFETs with high drive current and S comparable to the best 
reported in the literature.  Both interface engineering techniques are highly 
compatible with a matured high-k dielectric deposition process, and provide 
promising options for interface passivation to exploit the full potential of InGaAs N-
MOSFETs. 
For GeSn P-MOSFETs, low-temperature Si2H6 passivation was first 
developed to realize a high quality interface between the high-k dielectric and the 
GeSn, as well as excellent transistor NBTI reliability.  For the first time, a common 
gate stack technology comprising 370 ºC Si2H6 passivation and TaN/HfO2 gate stack 
was proposed and demonstrated for InGaAs and GeSn CMOS devices for cost- 
effective integration. 
Two approaches to further enhance the drive current of GeSn P-MOSFETs 
were then explored: choice of surface orientation and channel length scaling.  The 
world’s first short-channel GeSn P-MOSFETs with self-aligned NiGeSn metal S/D 
were realized using a gate-first process. 
 xi 
In addition, the uniaxially compressive strained GeSn gate-all-around 
nanowire (NW) P-MOSFETs with the shortest reported channel length down to 100 
nm were demonstrated for the first time using a CMOS-compatible top-down 
approach.  This device structure takes advantage of uniaxial compressive strain for 
mobility enhancement by etching NWs from a biaxially strained layer, as well as a 
3D device architecture for control of short channel effects at extremely scaled 
dimensions.  The GeSn NW formation technology shows promise for integration in 
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Over the past few decades, complementary metal-oxide-semiconductor 
(CMOS) technology based on Si has been driven by Moore’s Law, i.e. device scaling 
to enhance performance, increase device density, and reduce cost and power 
consumption [1].  However, as the gate length LG of the metal-oxide-semiconductor 
field-effect-transistor (MOSFET) scales beyond the 90 nm node, the performance 
gain using the traditional way of scaling becomes more and more difficult.  The 
aggressively scaled gate dielectric sandwiched between the polysilicon (poly-Si) gate 
and the channel leads to higher and higher gate leakage current.  As a result, novel 
technologies were explored to further enhance the device drive current.  Fig. 1.1 
shows the manufacturing-development-research pipeline for CMOS technology.   
At the 90 nm technology node, SiGe source/drain (S/D) was introduced to 
induce uniaxial compressive strain in the Si channel of p-channel metal-oxide-
semiconductor field-effect-transistors (P-MOSFETs) [2].  This changes the band 
structure of Si so that the hole mobility in the transport direction is improved.  Since 
then, strain engineering has been adopted by Intel and other companies as an 
additional performance booster to further extend the CMOS roadmap below the 90 
nm node [2]-[12].  At the 45 nm technology node, high-k materials were first 








reduce gate leakage current.  In addition, metal gate was introduced to replace poly-Si 
gate to avoid the poly-Si depletion problem for small equivalent oxide thickness 
(CET) [13]. 
Although strain engineering has been able to provide the required 
performance boost after the 90 nm technology node, the continuous scaling of device 
dimensions and gate pitch pose new challenges to the conventional techniques and 
materials used for CMOS strain engineering, especially when the technology node 
reaches 11 nm and beyond [12].  Therefore, the advancement of future CMOS 
technology will rely increasingly on the innovative employment of materials, 








































































1.2 High Mobility Channel Materials for Future CMOS 
Applications 
When the MOSFET is scaled down to the deep sub-100 nm regime, carrier 
transport in the extremely scaled device becomes quasi-ballistic.  It has been 
theoretically and experimentally [14]-[17] shown that low-field mobility can still be a 
good indicator for the current drive in ultra-short-channel MOSFETs, where ballistic 
or quasi-ballistic transport, rather than saturation velocity, is important. 
 The drive current of a device operating in the quasi-ballistic regime is limited 
by the thermal injection velocity [15]-[16], instead of the saturation velocity which 
determines the performance of a long-channel device.  The saturation current of a 
short channel device can be expressed as  





Dsat ox eff inj GS TH
c
r






                                                   (1.1) 
where Cox is the gate oxide capacitance, Weff is the effective gate width, rc is the 
backscattering coefficient which indicates the number of carriers backscattered to the 
source, VGS is the voltage between the gate and the source, VTH is the threshold 
voltage, and υinj is the thermal injection velocity.  Experimentally, it was found that 
υinj is dependent on low-field mobility, while rc is inversely proportional to low-field 
mobility [16]-[17].  For extremely scaled devices operating in the full ballistic regime, 
rc is equal to zero.  Therefore, incorporating channel materials with higher low-field 
mobility would achieve higher injection velocity near the source region of a transistor.  
This could lead to enhanced carrier transport, higher drive current, and shorter 
transistor delay.  
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Table 1.1.  Key parameters of possible channel materials for future CMOS applications [18] 
 
Si Ge GaAs InAs InSb 
Band gap (eV) 1.11 0.67 1.43 0.354 0.17 
Electron mobility (cm
2/V∙s) 1350 3900 8500 40000 77000 
Hole mobility (cm
2/V∙s) 480 1900 400 500 850 
Dielectric constant 11.8 16 12.4 14.8 17.7 
Lattice constant (Å) 5.43 5.66 5.65 6.06 6.48 
Based on the information in Table 1.1, materials that have the potential to 
replace Si as the channel material for future high-speed and low-power logic 
applications can basically be grouped to give three promising options. 
The first option is Ge or GeSn alloy for both N-MOSFETs and P-MOSFETs.  
Ge has substantially higher bulk electron and hole mobilities, approximately two and 
four times higher than those of Si, respectively.  Very good progress has been made 
in realizing high-performance Ge P-MOSFETs [19]-[26].  Recently, GeSn channel P-
MOSFETs were experimentally demonstrated to have higher hole mobility than Ge 
channel P-MOSFETs [27]-[29].  Simulation results also show that incorporation of Sn 
into Ge leads to an improvement in electron injection velocity for GeSn channel N-
MSOFETs [30].  Ge or GeSn have an advantage over III-V compound 
semiconductors in terms of process compatibility and easy integration with Si 
technology.  Integrating Ge or GeSn as the channel material in the current CMOS 
technology would be more straightforward, considering that SiGe has already been 
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integrated into the S/D regions of current MOSFETs.  However, the electron mobility 
reported in Ge or GeSn N-MOSFETs is still lower than in strained Si N-MOSFETs 
despite the high electron mobility in bulk Ge or GeSn [30]-[39].  In addition, 
formation of very low resistance S/D is also very challenging for Ge or GeSn N-
MOSFETs.  Therefore, the drive current of the Ge or GeSn N-MOSFETs needs 
substantial improvement for them to be attractive. 
The second option is III-V compound semiconductors for both N-MOSFETs 
and P-MOSFETs.  III-V materials, such as As-based or Sb-based compound 
semiconductors, are particularly attractive for N-MOSFETs due to their very high 
electron mobility.  In fact, high-performance devices based on III-V materials, such 
as high electron mobility transistors (HEMTs) and heterojunction bipolar transistors 
(HBTs), have been widely used in communications products for many years.  
However, due to the lack of a thermally stable and high-quality gate stack, III-V-
based MOSFET was demonstrated only a decade ago.  Since then, extensive efforts 
and significant progress have been made in the development of III-V N-MOSFETs 
[40]-[50].  However, As-based compound semiconductors have hole mobilities 
similar to that of Si, which offers no advantage over Si for P-MOSFETs.  Sb-based 
compound semiconductors offer the highest hole mobilities among all III-V 
semiconductor materials.  Recently, peak hole mobilities of 620 and 910 cm
2
/V·s 
were realized in surface and buried channel InGaSb P-MOSFETs, respectively [51].  
However, these values are still much smaller than that of strained Ge P-MOSFETs, 
which can be as high as 1490 cm
2
/V·s [52].  In addition, realizing nanoscale III-V 
transistors on a Si platform has many process, integration, and cost problems which 
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may not have an easy solution.  The success of any future CMOS technology will 
depend on its compatibility with the existing Si manufacturing infrastructure.  The 
huge lattice mismatch between As-based or Sb-based compound semiconductors and 
Si makes it very challenging to integrate them on Si-based substrates with 
controllable strain levels and acceptable defect density. 
The third option is III-V semiconductor for N-MOSFETs and Ge or GeSn 
alloy for P-MOSFETs.  Based on the discussion of the previous two options, As-
based or Sb-based compound semiconductors for N-MOSFETs and Ge or GeSn alloy 
for P-MOSFETs seem to be the most promising combination despite the fact that 
integrating these two strong contenders under a conventional CMOS process could 
further complicate the integration and cost issues.  Shown in Fig. 1.2 is a simple 
schematic of an ultimate CMOS using InGaAs N-MOSFET and Ge or GeSn P-
MOSFET.  The objective of this thesis is to address some of the key front-end issues 
and develop various advanced technologies to unleash the potential of InGaAs and 
GeSn high-mobility channel materials for high drive current at scaled supply voltage. 
 
Fig. 1.2. Schematic of an ultimate CMOS structure using InGaAs N-MOSFET and Ge 














1.3 Key Challenges and Issues to Be Addressed for InGaAs N-
MOSFETs and GeSn P-MOSFETs 
1.3.1 Formation of Low Resistance S/D Regions 
The S/D regions of conventional Si MOSFETs are formed by ion implantation, 
followed by dopant activation anneal.  High doping concentration in the S/D reduces 
series resistance, leading to higher drain current.  In III-V materials, such as GaAs 
and InGaAs, Si is the preferred impurity for obtaining N-type doping due to its 
moderately low dopant activation temperature, thermal stability, and low diffusivity.  
However, doping the InGaAs S/D regions by Si implantation and anneal does not 




).  This is 




 [53].  Such a low doping level leads 
to high S/D series resistance and further limits the S/D junction depth scaling for 
better control of short channel effects.  Although Si and P co-implantation was found 
to enhance the activation efficiency of the implanted Si in GaAs by 50% [54], the 
active doping concentration achieved is still not high enough for high-performance 
InGaAs N-MOSFETs [55].  Other innovative solutions are necessary to boost the S/D 
doping level to address the S/D series resistance issues. 
1.3.2 Formation of High-Quality Gate Stack for InGaAs N-MOSFETs 
To realize high-performance InGaAs N-MOSFETs, a high-quality and 
thermodynamically stable gate stack on InGaAs is needed.  When a III-V surface is 
oxidized, a high density of interface states can be generated, which may cause Fermi-
level pinning, increase the subthreshold swing, degrade the electron mobility, and 
create reliability issues.  Gate dielectrics on InGaAs channel have been extensively 
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investigated, most of which involve high-k dielectric formed directly on the InGaAs 
channel.  This usually leads to a high density of interface traps between the high-k 
dielectric and the InGaAs, resulting in significant carrier scattering and mobility 
degradation [56].  One strategy to mitigate the various interface states between the 
high-k dielectric and the InGaAs surface is to bury the channel beneath a large band 
gap material to reduce Coulombic scattering from the charged interface and bulk 
oxide states, as well as remote phonon scattering from oxide phonons. 
1.3.3 Formation of High-Quality Gate Stack for GeSn P-MOSFETs 
As with InGaAs, one of the most critical issues for Ge P-MOSFETs is the 
poor quality of the native oxide compared to SiO2 on Si, which leads to rapid 
degradation in mobility with decreasing electrical oxide thickness.  The solution to 
solve the problem is to create a high-quality interfacial layer with low interface state 
density between the gate dielectric and the Ge.  The use of a thin Si cap is the most 
mature of the technologies under investigation, with significant progress over the last 
decade [57] and particularly in recent times [58]-[60]. 
Although GeSn has been shown to achieve enhanced hole mobility over Ge, 
the Sn was found to be segregated to the surface even right after the MBE GeSn 
growth at a high growth temperature [61].  The situation could be worsened by high 
process temperatures during the fabrication of GeSn MOSFETs.  Segregation of Sn at 
the high-k/GeSn interface would degrade the interface quality between the high-k 
dielectric and the GeSn.  This necessitates the use of a low thermal budget process to 




1.3.4 Surface Orientation Study for GeSn P-MOSFETs 
Use of various surface and channel orientations has been extensively studied 
in Si CMOS to optimize transistor performance.  The introduction of novel device 
structures, (i. e. FinFETs) enables the transistors to be fabricated on (110) and (111) 
crystal orientations.  Significant hole mobility enhancement of ~160% has been 
observed for transistors made on a (110)-oriented surface compared to those on a 
(100)-oriented surface, for both oxynitride and HfO2 gate dielectrics [62].  It was also 
found that the low-field electron mobility of N-MOSFETs on (111) substrate is 
smaller than that on (100) substrate, and the low-field hole mobility of P-MOSFETs 
on (111) substrate is larger than that on (100) substrate [63].  The dependence of 
electron mobility on strain, channel direction and substrate orientation were studied 
for Ge N-MOSFETs [64].  The electron mobility of (111)-oriented Ge N-MOSFETs 
was calculated to be the highest, and the mobility can be enhanced further by 
introducing tensile strain into the Ge channel.  Experimental results also demonstrate 
a 50% improvement in electron mobility for (111) substrate orientation compared to 
(100) orientation [65]. 
However, all reported GeSn channel N- and P-MOSFETs have so far been for 
(100) surface orientation [27]-[30],[39].  To explore the full potential of GeSn as a 
channel material for MOSFET application, it is necessary to investigate the 
performance of GeSn MOSFETs with other surface orientations. 
1.3.5 Fabrication of Multi-Gate GeSn P-MOSFETs 
The larger permittivity of InGaAs and GeSn compared to Si leads to lower 
immunity to short-channel effects.  As Si CMOS manufacturing enters a new era with 
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the “tri-gate” design at the 22 nm node [66], a similar non-planar 3D approach needs 
to be explored for extremely scaled MOSFETs using InGaAs and GeSn.  InGaAs N-
MOSFETs [67]-[70] and Ge P-MOSFETs [71]-[77] with 3D structures have been 
extensively explored recently, with very promising results achieved.  However, there 
has been no report of GeSn P-MOSFETs with similar advanced structures. 
In addition, the hole mobility of GeSn is boosted by biaxial compressive strain.  
Uniaxial compressive strain has recently been experimentally shown to be even more 
effective in enhancing the hole mobility of Ge than biaxial compressive strain, and 
this was achieved by nanowire (NW) formation from biaxially strained Ge [77].  The 
ability to obtain uniaxial compressive strain by etching NWs from a biaxially strained 
layer, together with the need for 3D device architectures for control of SCEs at 
extremely scaled dimensions [78], makes it particularly attractive to form short 
channel GeSn NW P-MOSFETs from biaxially strained GeSn. 
1.4 Thesis Outline 
The main technical contents discussed in this thesis are documented in five 
chapters. 
In Chapter 2 of this thesis, we report the demonstration of RSD reduction in 
In0.7Ga0.3As N-MOSFETs by in situ SiH4 doping during the selective epitaxial growth 
of In0.53Ga0.47As to form the heavily doped raised S/D regions.  A selective epitaxy 
process was first developed, and then integrated into a self-aligned gate-first process 
to fabricate the In0.7Ga0.3As N-MOSFETs.  Significant RSD reduction was achieved 
due to the combined contributions from the higher S/D doping concentration as well 
as the raised S/D structure. 
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In Chapter 3, two advanced technology schemes were explored to realize 
high-quality gate stack for In0.7Ga0.3As N-MOSFETs.  Section 3.2 discusses the 
realization of InP-capped In0.7Ga0.3As N-MOSFETs formed using a gate first process, 
in which self-aligned implant and anneal were used to form the S/D regions.  The 
dependence of the electrical characteristics of the transistors on the thickness of the 
InP cap is investigated.  Section 3.3 investigates a low-temperature Si2H6 passivation 
technique, which forms an ultra-thin SiO2/Si interfacial layer between the high-k 
dielectric and the In0.7Ga0.3As channel. 
 In Chapter 4, we first investigate and compare the dependence of the 
electrical characteristics of (100)-oriented Ge0.958Sn0.042 P-MOSFETs on different 
surface passivation techniques (low-temperature Si2H6 passivation or room 
temperature (NH4)2S treatment of GeSn) prior to HfO2 deposition.  The negative bias 
temperature instability (NBTI) of Si2H6-passivated GeSn P-MOSFETs is examined.  
For cost-effective integration in CMOS fabrication, a common gate stack solution for 
GeSn and InGaAs CMOS is then explored. 
Chapter 5 investigates the dependence of the carrier mobility and drive current 
of Ge0.958Sn0.042 P-MOSFETs on surface orientation.  Fabrication and characterization 
of the world’s first short-channel Ge0.95Sn0.05 P-MOSFETs with LG down to 200 nm 
are then discussed. 
Chapter 6 discusses the realization of the first uniaxially compressive strained 
GeSn gate-all-around (GAA) NW P-MOSFETs using a fully CMOS-compatible top-
down fabrication process.  A novel H2O2-based wet etch is developed to realize GeSn 
NWs.  SF6 treatment and low-temperature Si2H6 passivation are used to passivate the 
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GeSn NWs to achieve a good interface between the high-k dielectric and the GeSn 
channel.  The process modules are integrated in a GeSn NW GAA P-MOSFET 
fabrication flow to realize channel lengths down to 100 nm. 
The thesis ends with an overall conclusion and possible future research 





















Source/Drain Engineering for In0.7Ga0.3As N-
Channel Metal-Oxide-Semiconductor Field 
Effect Transistors: Raised Source/Drain with In 
Situ Doping for Series Resistance Reduction 
 
2.1 Introduction 
New materials and novel device architectures are needed to extend the 
performance limits of complementary metal-oxide-semiconductor (CMOS) 
technology.  III-V compound semiconductors such as indium gallium arsenide 
(InGaAs) have very high electron mobility and are attractive candidates to replace 
strained Si channel for n-channel metal-oxide-semiconductor field-effect transistors 
(N-MOSFETs) beyond the 11 nm technology node [42]-[43].  Recent research on 
InGaAs N-MOSFETs has focused on gate stack and interface engineering, with very 
promising results obtained
 
[44]-[50],[79]-[89].  To harness the full potential of 




Fig. 2.1. Schematic illustration of the channel resistance (RCH) and the source/drain 
resistance (RSD) of a transistor in the linear region.  The total resistance (RTotal) between the 
source contact and drain contact of the transistor is the summation of these resistance 
components.  The introduction of high mobility InGaAs channel reduces RCH.  For further 
enhancement of drive current, S/D engineering to reduce RSD is also important. 
Source/drain (S/D) series resistance RSD can be a performance-limiting factor 
in CMOS devices with sub-30 nm gate length LG.  As shown in Fig. 2.1, in addition to 
the channel resistance RCH, the drain current of a transistor is also determined by RSD.  
The combination of these two resistance components constitute to the total resistance 
RTotal between the source and drain contacts of a transistor in the linear region, which 
is given by 
RTotal = RCH + RSD.                                                                (2.1)                              
In MOSFETs with aggressively scaled LG and high channel mobility, the 
channel resistance RCH would be small so that RSD is an important component of the 
total resistance between source and drain.  A higher S/D doping concentration leads 











regions by Si implantation and anneal does not achieve sufficiently high doping 




.  This is due to the saturation of the Si 




 [53].  Although the Si and P co-implantation was 
found to enhance the activation efficiency of the implanted Si in GaAs by 50% [54], 
the active doping concentration achieved is still not high enough for high 
performance InGaAs N-MOSFETs [55].  
InGaAs MOSFETs with raised S/D formed by regrowth by molecular beam 
epitaxy (MBE) were reported in [90],[91].  InP/InGaAs composite channel MOSFETs 
with selectively regrown n
+
 S/D regions by metal organic vapor-phase epitaxy 
(MOVPE) were also demonstrated in [92],[93], where a gate-last process was adopted.  
Active Si doping concentration as high as ~51019 cm-3 was achieved by epitaxial 
growth with in situ doping.  In Refs. [90]-[93], the indium composition x in the 
InxGa1-xAs channel is below 0.7.  A higer x in InxGa1-xAs can lead to an increase in 
bulk mobility, thus increasing the N-MOSFET drive current. 
In this Chapter, we report the demonstration of RSD reduction in In0.7Ga0.3As 
N-MOSFETs by in situ SiH4 doping during the selective epitaxy of In0.53Ga0.47As to 
form the heavily doped raised S/D regions.  Si doping concentration of ~41019 cm-3 
was achieved.  In addition, a raised S/D structure was realized.  A self-aligned gate-
first process was utilized to fabricate the InGaAs MOSFETs.  By integrating the 
raised S/D structure into an In0.7Ga0.3As N-MOSFET, significant RSD reduction and 
drive current improvement were demonstrated.  Current-voltage characteristics, 
transconductance, S/D series resistance, and on- and off- state currents of In0.7Ga0.3As 
N-MOSFETs were studied in detail.  Part of this work was published in Ref. [93].  
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2.2 Design Concept 
Fig. 2.2 shows schematics of the source regions of two MOSFET designs, 
without [Fig. 2.2 (a)] and with [Fig. 2.2 (b)] in situ doped raised source.  For the 
transistor without raised source, the total source resistance is 
                                    RS,Total  = RSE + RS,Imp + RS,Co,                                                 (2.2) 
where RSE is source extension resistance, RS,Imp is the resistance of the implantation-
doped source, and RS,Co is the contact resistance between the metal and the 
implantation-doped source.  
For the transistor with raised source, the total source resistance is given by  
                                R
’
S,Total  = RSE + RS,Imp//RS,Raised + R
’
S,Co,                                      (2.3) 
where RS,Raised is the resistance of the in situ doped raised source region, and  R
’
S,Co is 
the contact resistance between the metal and the in situ doped raised source region.  
 
Fig. 2.2. Schematics of the source region of MOSFETs, (a) without in situ doped 
































 ,                                              (2.4)                 
where LSD is the separation between the S/D and channel edge, Weff is the transistor 
width, XJ is the implantation junction depth,  ρImp is the resistivity of the implantation-
doped source, and is given by 
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 ,                     (2.5) 
where ND,Imp is the active doping concentration achieved by implantation and anneal, 
and μe is the electron mobility. 
RS,Raised can be expressed as    









 ,                 (2.6)    
where XRaised is the height of the raised source, ρRaised is the resistivity of the in situ 
doped source, and is given by 
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where ND,Raised is the active doping concentration achieved by in situ doping.   
With introduction of the in situ doped source, much larger ND,Raised than ND,Imp 
can be obtained.  Furthermore, a raised structure introduces an additional conducting 
path parallel to the implanted region.  Thus, the resistance can be much smaller than 




Second, the contact resistance RC between metal and semiconductor depends 
on the specific contact resistivity ρC, the sheet resistance Rsh, the transistor width Weff, 









 .                                     (2.8)    
For a metal-semiconductor junction with a high impurity doping concentration, 









 ,                           (2.9)   
where εs is the permittivity of the semiconductor, mn
*
 is the electron effective mass, 
ϕBn is the electron Schottky barrier height, h is Planck’s constant, and ND is the 
semiconductor doping concentration.  It is obvious that RC is a strong function of ND.  
With in situ doped source, which has much larger active doping concentration 
(ND,Raised >> ND,Imp), smaller R
’









2.3  Process Development and Device Fabrication 
2.3.1  Selective Epitaxy of In situ Doped Raised S/D 
The key process step or module in the transistor fabrication of this research 
effort is the selective growth of in situ doped InyGa1-yAs by metal organic chemical 
vapor deposition (MOCVD).  The indium composition y in the MOCVD grown 
InyGa1-yAs is generally different from that of the channel material, because with a 
smaller y in the epitaxial InyGa1-yAs as compared with that in the channel, the uniaxial 
tensile strain can be introduced in the channel to enhance the drive current.  To obtain 
the optimal process conditions for the selective growth of In0.53Ga0.47As on 
In0.7Ga0.3As, the initial development was performed to grow In0.4Ga0.6As on 
In0.53Ga0.47As.  We found that indium composition y and growth temperature are two 
important factors affecting the selective epitaxy of InGaAs raised S/D regions.   
When the indium composition is low, undesirable three-dimensional growth 
of InGaAs dots on S/D regions was formed due to huge lattice mismatch with 
In0.53Ga0.47As [Fig. 2.3 (b)].  The islanding process relieves the stress accumulated at 
the InyGa1-yAs/ InxGa1-xAs heterojunction.  When indium composition is increased or 
lattice mismatch is reduced, two-dimensional growth mode becomes the dominant 
mechanism [Fig. 2.3 (c)].  However, the low growth temperature would lead to poor 
selectivity over SiO2 hardmask and SiON spacer regions due to insufficient 
desorption of nucleated seeds on the gate lines and spacers.  Increasing the growth 
temperature to 635 ˚C could achieve both high growth selectivity and good 
In0.4Ga0.6As film quality, as illustrated in [Fig. 2.3 (d)].  It should be pointed out that 




Fig. 2.3. (a) composition and MOCVD growth temperature are the two key factors 
affecting the growth.  SEM images show the In0.4Ga0.6As film quality and selectivity over 
SiO2 hardmask and SiON spacer regions: (b) three dimensional growth due to huge lattice 
mismatch; (c) good quality In0.4Ga0.6As growth with poor selectivity; (d) selective growth was 
achieved by increasing temperature to enable the desorption of nucleated seeds on the gate 
lines and spacers. 
gate dielectric HfAlO/InGaAs interface, and thus affect the performance of the 
InGaAs transistors.  
In addition, since the selective epitaxy process was carried out right after 
spacer formation, and the quality of the growth material would be affected by the 
surface morphology of the starting substrate, the F-based dry etch process used to 
form the SiON spacer should not roughen the InGaAs surface in the S/D regions.  
Physical characterization using atomic force microscope (AFM) was performed to 
investigate the effect of dry etch process on the surface roughness of In0.7Ga0.3As.  












































In0.7Ga0.3As after the spacer formation, indicating a good starting surface morphology 
for the epitaxial growth.   
After process optimization, the MOCVD selective growth was chosen to be 
conducted at 635 ºC and at a chamber pressure of 75 Torr for the growth of 
In0.53Ga0.47As on In0.7Ga0.3As.  Trimethylgallium (TMGa), Trimethylindium (TMIn) 
and tertiarybutylarsine (TBA) were employed as precursors.  Flow rates for TMGa, 
TMIn, and TBA were 16, 130, and 60 sccm, respectively, for the growth of 





, as confirmed by the Hall measurement.  This is significantly higher 
than the n-type doping concentration obtained using Si implant and anneal, which 
saturates at ~81018 cm-3 [53].  
 
Fig. 2.4. AFM shows RMS surface roughness of the In0.7Ga0.3As surface in the S/D 
regions after spacer etch, indicating a good growth starting surface.  The RMS surface 












2.3.2  Process Flow and Device Fabrication 
The process flow for device fabrication is illustrated in Fig. 2.5.  The 
substrates were purchased from an external vendor.  A first 500 nm thick 
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sequentially grown on InP substrates.  High resolution X-ray diffraction (HRXRD) 
performed on a blanket sample confirms the composition and high crystal quality of 
the InGaAs epitaxial layers [Fig. 2.6].  
 
 
Fig. 2.5. (a) Process sequence employed in the fabrication of In0.7Ga0.3As channel N-
MOSFETs with in situ doped raised S/D, with cross-section schematics after steps of (b) TaN 
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Fig. 2.6. HRXRD shows well-defined In0.7Ga0.3As and In0.55Ga0.45As peaks, indicating 
high crystalline quality of the epilayers.  
Pre-gate clean was performed on the In0.7Ga0.3As surface.  The pre-gate clean 
comprises HCl (HCl:H2O=1:3) cleaning for 3 minutes to remove the native oxide, 
NH4OH (NH4OH:H2O=1:10) cleaning for 10 minutes to remove excess elemental 
arsenic, and a dip in concentrated (NH4)2S for 10 minutes followed by 30 s rinse in 
deionized water for ex situ passivation.  This leads to the formation of In-S, Ga-S, and 
As-S bonds to protect the surface from being oxidized during the wafer transfer as 
well as the subsequent high-k deposition [85].  Incomplete removal of S element 
could diffuse into the InGaAs channel during the subsequent high thermal process, 
i.e. post deposition anneal (PDA) or S/D dopant activation.  It then served as the an n-
type dopant in InGaAs channel, leading to negative threshold voltage shift as well as 
increase in interface trap density. This phenomenon happens when the thermal budget 
is higher than 600 ˚C.  The S-passivated InGaAs surface was found to be thermally 
stable up to 500 ˚C.  Right after this, the samples were quickly loaded into a multiple-
chamber MOCVD gate cluster system [85]-[89].  In the first chamber of the gate 
cluster system, the wafers were annealed at 520 ºC for 60 s at a process pressure of 
1×10
-5 





























annealing, the wafers were transferred to a second chamber through the transfer 
module for SiH4 and NH3 passivation under a process pressure of 5 Torr (the flow 
rates of SiH4, NH3, and N2 were 60, 60 and 250 sccm, respectively).  Next, without 
breaking the vacuum, the wafers were transferred to a third chamber for HfAlO high-
k dielectric deposition of ~19 nm.  The HfAlO high-k dielectric film was deposited at 
450 ºC using a single cocktail metal organic source, i.e., HfAl(MMP)2(OiPr)5, as 
precursor and Ar as the carrier gas [87].  PDA at 500 ºC for 60 s was performed prior 
to reactive sputter deposition of 100 nm TaN.   
70 nm of PECVD SiO2 was also deposited to cover the top surface of TaN 
gate electrode for selective epitaxy.  This prevents exposure of TaN top surface in a 
subsequent InyGa1-yAs epitaxy step.  After gate lithography and dry etch with Cl2-





, and activated at 600 ºC for 60 s.  This was followed by silicon 
oxynitride (SiON) spacer formation to cover the side wall of the gate stack for 
subsequent selective InGaAs MOCVD epitaxy process to form the raised S/D 
structures.  The MOCVD process was skipped for the control devices.  Next, 40 nm 
of Pd and 90 nm of Ge were deposited on selected contact regions using electron 
beam evaporation.  The ratio of Ge/Pd was chosen to be larger than two so that the 
excess Ge can be epitaxially grown on the heavily doped InGaAs to form low-
resistance ohmic contacts.  Finally, rapid thermal anneal (RTA) was performed at 400 
ºC for 10 s to complete the device fabrication. 
Fig. 2.7 (a) shows the layout of a transistor structure.  Scanning electron 
microscopy (SEM) image in Fig. 2.7 (b) depicts a zoomed-in view of a completed 
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In0.7Ga0.3As channel N-MOSFET near the gate line region which shows selective 
epitaxial InGaAs, TaN metal gate and SiON spacers.  The SiON spacers cover the 
sidewalls of the TaN gate and also prevent the raised S/D from electrically contacting 
the gate sidewalls.   
Fig. 2.8 (a) shows the cross-sectional transmission electron microscopy 
(TEM) image across line A-A’ in Fig. 2.7 (b).  The height of the raised In0.53Ga0.47As 
S/D structure is around 60 nm.  High-resolution TEM image of the 
In0.53Ga0.47As/In0.7Ga0.3As heterostructure in Fig. 2.8 (b) confirms the pseudomorphic 
epitaxial growth of In0.53Ga0.47As on In0.7Ga0.3As.  Fast Fourier transform (FFT) 
diffractogram in Fig. 2.8 (c) reveals the good crystalline quality of In0.53Ga0.47As 
epitaxial layer.  
 
Fig. 2.7. (a) Layout of a transistor structure.  (b) SEM image showing the zoomed-in 
view of the transistor gate line region with selective epitaxial In0.53Ga0.47As, TaN metal gate 
and SiON spacers.  The SiON spacers prevent the raised S/D from electrically contacting the 




















Fig. 2.8. (a) TEM image of a completed In0.7Ga0.3As channel N-MOSFET with 
selectively grown in situ doped raised S/D.  (b) High resolution TEM and (c) Fast Fourier 



















2.3.3 Device Characterization and Analysis 
Identical equivalent oxide thickness (EOT) of ~7.4 nm was obtained for both 
control devices as well as devices with raised S/D, as shown in inversion capacitance-
voltage (C-V) characteristics at a frequency of 100 kHz in Fig. 2.9 (a).  Further 
inversion C-V measurement was performed at the frequencies of 10 kHz, 100 kHz, 
and 1 MHz for the device with raised S/D, as shown in Fig. 2.9 (b).  Frequency 
dependent flat-band voltage shift was observed, this could be due to mid-gap 
interface traps and the electron trapping during the previous measurement. 
Fig. 2.10 (a) plots the ID-VGS curves of a control In0.7Ga0.3As MOSFET as well 
as an In0.7Ga0.3As MOSFET with raised S/D.  The gate length LG of the two devices is 
700 nm.  ID-VDS characteristics of the same pair of devices with good saturation and 
pinch-off characteristics are shown in Fig. 2.10 (b).  Drive current enhancement of 
~10.5% was observed at a gate overdrive VGS - VTH of 2.5 V and VDS of 2.5 V for 
In0.7Ga0.3As device with the raised S/D structure.  This is attributed to the reduction of 
the S/D series resistance.  The performance of the devices is reasonably good 
considering that equivalent oxide thickness EOT of ~7.4 nm gate dielectric was used.  
Further improvement in performance can be achieved by reducing the gate dielectric 





Fig. 2.9. (a) Inversion C-V curves measured at the frequency of 100 kHz show 
comparable equivalent oxide thickness EOT for control device and device with raised S/D.  
(b) C-V characteristics of the device with raised S/D measured from 10 kHz to1 MHz. 
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Fig. 2.10. (a) ID-VGS plot in the linear (VDS = 0.1 V) and saturation (VDS = 1.2 V) regions.   
(b) ID-VDS curves of the same pair of devices, showing good saturation and pinch-off 
characteristics.  Drive current is higher for the In0.7Ga0.3As N-MOSFET with raised S/D as 
compared with the In0.7Ga0.3As N-MOSFET control. 
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Fig. 2.11. Gm,ext-VGS curves of the same pair of devices in Fig. 2.10.  In situ doped 
raised S/D gives rise to a ~25% enhancement in saturation Gm,ext due to source and drain 
series resistance reduction. 
Fig. 2.11 shows the extrinsic transconductance Gm,ext versus VGS for both N-
MOSFETs.  For this pair of devices, the raised S/D architecture with in situ doping 
gives rise to ~25% enhancement in saturation Gm,ext.  The total resistance RTotal 
between S/D measured at low VDS of 0.1 V decreases with increasing VGS, as shown 
in Fig. 2.12, and approaches the S/D series resistance RSD at high gate overdrive.  RSD 
is the sum of source resistance RS and drain resistance RD.  Using the extraction 
method in Ref. [97], the RSD of in situ doped raised S/D device and the control were 
approximated at VGS of 10 V and extracted to be 3.1 and 3.9 kΩ∙μm, respectively.  
Reduced series resistance is a result of combined contributions from the higher S/D 
doping concentration as well as the structural improvement in the raised S/D that 
leads to more current spreading in the S/D regions. 
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Fig. 2.12. Total resistance in linear regime (VDS = 0.1) at large VGS indicates smaller 
series resistance of the device with raised S/D than that of control. 
The spacer separates the edge of the gate and the edge of the epitaxial InGaAs 
by 80 nm, as shown in Fig. 2.8 (a).  The S/D region underneath the spacer has a sheet 
resistance of ~63 Ω/□, as extracted from the transmission line measurement (TLM) 
structure.  Therefore, the series resistances contributed by source and drain regions 
under the spacers add up to be ~10.1 Ω∙μm, which is much smaller than the extracted 
RSD of ~3.1 kΩ∙μm.  In this work, the gate to contact spacing is ~ 6 μm, and a major 
component of the RSD is the S/D resistance between the spacers and the PdGe 
contacts.  The resistance of the S/D regions under the spacers may be dominant if a 
self-aligned contact metallization process is used, and can be reduced by thinning the 
spacers.   
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Fig. 2.13. In situ doped raised S/D leads to ~30% reduction of the median series 
resistance.  15 devices for each split were measured.  The gate lengths of the devices 
measured range from 350 to 1000 nm. 
Further electrical characterization was performed on a sample size of about 15 
devices per split.  Fig. 2.13 shows the cumulative distribution of the extracted S/D 
series resistance.  The gate lengths of the devices measured range from 350 nm to 
1000 nm.  The statistical result shows a ~30% reduction in the median RSD.  This 
contributes to drive current enhancement.  Fig. 2.14 plots the off-state leakage current 
IOFF measured at VGS-VTH of -0.2 V and saturation current IDsat measured at VGS-VTH of 
2 V for the two sets of device.  Best fit trend lines for the control devices and devices 
with raised S/D are shown in dashed and solid lines, respectively.  IDsat enhancement 
of ~20% at a fixed IOFF of 10
-6
 A/μm was achieved.    




































Fig. 2.14. In situ doped raised S/D gives ~20% IDsat enhancement at a fixed IOFF of 10
-6
 
A/µm.  Devices measured have gate lengths ranging from 350 to 1000 nm.  The best fit lines 
for control devices and devices with raised S/D are plotted in dashed and solid lines, 
respectively.  VTH is the mean threshold voltage for each group of devices. Threshold voltage 
was extracted at VDS = 1.2 V by extrapolation of the ID-VGS curve at the VGS which maximizes 
the transconductance. 
Fig. 2.15 benchmarks the normalized peak Gm,ext of In0.7Ga0.3As devices with 
in situ doped raised S/D structure in this work with our previous work [47],[98].  The 
physical HfAlO high-k thickness of In0.7Ga0.3As MOSFETs in this work and 
In0.53Ga0.47As MOSFETs with S/D stressors [47],[98] is ~19 and ~15 nm, 
respectively.  Peak Gm,ext was normalized with oxide capacitance Cox to account for 
the difference in EOT.  Despite a larger RSD as compared with that reported in Refs. 













































47 and 98, higher Gm,ext was achived. This is due to higher indium composition of 
70% in the channel for improved electron mobility. 
 
Fig. 2.15. Normalized peak Gm,ext (measured at VDS = 1.2 V) versus LG.  In0.7Ga0.3As 
channel devices with raised S/D show higher normalized peak Gm,ext due to higher indium 
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In this Chapter, raised S/D structure with in situ doping process was 
demonstrated in InGaAs channel MOSFETs with indium composition as high as 
70 %.   An epitaxy process using MOCVD was first developed to grow high quality 
In0.53Ga0.47As film on In0.7Ga0.3As substrate with high selectivity over SiO2. The 
process module was then integrated into a self-aligned gate-first process to fabricate 
the In0.7Ga0.3As N-MOSFETs.  ~30% RSD reduction was achieved due to combined 
contributions from the higher S/D doping concentration as well as the structural 
improvement in the raised structure, leading to ~20% IDsat enhancement at a fixed 
IOFF of 10
-6
 A/µm.  The S/D engineering approach demonstrated in this Chapter 
provides a promising option for transistor RSD reduction, which is an important step 













Advanced Gate Stack Technology for 
In0.7Ga0.3As N-Channel Metal-Oxide-
Semiconductor Field-Effect Transistors 
 
3.1 Introduction 
High mobility III-V compound semiconductors are attractive as alternative 
channel materials for extending the performance limits of complementary metal-
oxide-semiconductor (CMOS) logic technology [99]-[104].  To realize high 
performance III-V n-channel metal-oxide-semiconductor field-effect transistors (N-
MOSFETs), a high quality and thermodynamically stable gate stack on III-V channel 
materials is needed.  Gate dielectrics on III-V’s have been extensively investigated, 
such as in situ molecular beam epitaxy (MBE) growth of Ga2O3(Gd2O3) [79],[105] 
and molecular atomic deposition of Ga2O3(Gd2O3)/Si3N4 [105], atomic layer 
deposition (ALD) of Al2O3 [44],[81],[91], HfO2 [45], HfAlO [45], ZrO2 [46],[83] and 
ZrO2/LaAlOx [46], as well as surface passivation technology employing SiH4 [87], 
SiH4+NH3 [47], AlON [84], phosphorus [48], and phosphorus nitride PxNy [49] with 
metal organic chemical vapor deposition (MOCVD) of HfAlO or HfO2.  
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InGaAs, with a high electron mobility and bandgap EG in the range of 0.36-
1.42 eV, has attracted great interest as a channel material.  However, when the high-k 
dielectric is formed directly on the InGaAs channel, a high density of interface traps 
(Dit) can lead to significant carrier scattering and mobility degradation [50],[56]. 
Recently, In0.7Ga0.3As channel quantum well field-effect transistors (QWFETs) 
comprising TaSiOx gate dielectric on InP cap layer
 
with very high transconductance 
and drive current were reported [50].  InGaAs channel N-MOSFETs with InP barrier 
layer and ALD Al2O3 [56] or PECVD SiO2 [93] gate dielectric were also reported.  
The gate last process was adopted in Refs. [50],[56],[93].   
In this Chapter, two advanced technology schemes were explored to realize 
high quality gate stack for In0.7Ga0.3As N-MOSFETs.  Section 3.2 discusses the first 
demonstration of InP-capped In0.7Ga0.3As N-MOSFETs formed using a gate first 
process, in which self-aligned implant and anneal were used to form the source and 
drain (S/D) regions.  The gate stack comprising TaN/Al2O3 formed on 
InP/In0.7Ga0.3As was thermally stable after 600 ºC 60 s S/D dopant activation anneal.  
The thickness of the InP cap was found to have significant impact on the electrical 
characteristics of the transistors.  Section 3.3 investigates the low temperature Si2H6 
passivation technique which forms an ultra-thin SiO2/Si interfacial passivation layer 
(IPL) between the high-k dielectric and the In0.7Ga0.3As channel.  When integrated 
with ALD deposited HfO2 with a dielectric constant of ~20, a capacitance equivalent 
thickness (CET) of ~1.7 nm was achieved.  Drive current of 320 µA/µm was obtained 
for a gate length (LG) of 4 µm at VDS and gate over drive of 2 V, with subthreshold 
swing S comparable to the best reported in the literature.   
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3.2 Self-Aligned Gate-First In0.7Ga0.3As N-MOSFETs with an InP 
Capping Layer for Performance Enhancement 
In this Section, self-aligned gate-first In0.7Ga0.3As N-MOSFETs with an InP 
capping layer was investigated.  Significant drive current enhancement was achieved 
as compared with the transistors without InP capping layer.  Excellent Al2O3/InP 
interface quality was realized by Trimethylaluminum (TMA) treatment and ALD 
deposited Al2O3.  The results of physical characterization as well as the effect of 
different InP barrier layer thickness on the electrical characteristics of N-MOSFETs 
were discussed.  Current-voltage (I-V) characteristics, transconductance, subthreshold 
characteristics, contact resistance and on- and off- state currents of In0.7Ga0.3As 
MOSFETs were studied in detail.    
3.2.1  Design Concept 
To illustrate the effect of inserting an InP layer between Al2O3 and 
In0.7Ga0.3As, the schematics of the In0.7Ga0.3As MOSFETs without and with an InP 
layer are shown in Fig. 3.1 (a) and (b), respectively.  It has been widely reported that, 
compared with SiO2/Si, interface between Al2O3 and III-V materials has much higher 
trap density [108].  Two factors would degrade the transistor drive current when 
Al2O3 is formed directly on the In0.7Ga0.3As channel.  First, many of the mobile 
electrons moving from source to drain could be trapped by the high-density 
Al2O3/In0.7Ga0.3As interface traps, leading to reduced number of mobile electrons in 
the channel.  Second, the mobile electrons would be scattered by the charged traps at 
the Al2O3/In0.7Ga0.3As interface which reduces the electron mobility.  When inserting 
an InP capping layer as shown in Fig. 3.1 (b), two interfaces, Al2O3/InP and 
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InP/In0.7Ga0.3As, exist in the composite gate stack structure.  The 0.41 eV conduction 
band offset ΔEC at the InP/In0.7Ga0.3As interface confines the electron to flow in the 
In0.7Ga0.3As channel, as shown in the band diagram across line A-A’ [Fig. 3.1 (b)] of 
an In0.7Ga0.3As MOSFET operated at strong inversion [Fig. 3.1 (c)].  Traps at the 
relatively poor Al2O3/InP interface are now moved away from the channel, reducing 
the Coulomb scattering, and realizing enhanced mobility and drive current.   
 
Fig. 3.1. Schematics showing the In0.7Ga0.3As N-MOSFETs (a) without and (b) with 
an InP layer.  (c) Band alignment across A-A’ of an In0.7Ga0.3As N-MOSFET with InP 
capping layer operating in the strong inversion regime.  The InP cap confines the electrons 































3.2.2  High Quality and Thermally Stable Al2O3/InP Interface 
It was reported in Ref. [108] that the Al2O3/InP interface has a lower Dit than 
the HfO2/InP interface, and the transistor drive current and transconductance depend 
significantly on the high-k/InP interface quality.  To develop the recipe of realizing a 
good Al2O3/InP interface, InP MOS capacitors were fabricated.  The process flow for 
fabricating the InP capacitor and the schematic of a completed device structure are 
shown in Fig. 3.2 (a) and (b), respectively.  
After a two-step pre-gate cleaning process by native oxide removal using HF 
(1:100) for 60 s and surface passivation using diluted (NH4)2S solution ((NH4)2S:H2O 
= 1:4) for 10 minutes, the InP substrate with a n-type doping ND of 2×10
17
 was loaded 
into an ALD system (Savannah 200) where TMA treatment was done with a pulse 
duration of 30 ms for 50 cycles at a temperature of 250 ºC.  This was followed by the 
deposition of 8 nm of Al2O3 with TMA and H2O as precursors, and N2 as the carrier 
gas.  Post-gate dielectric deposition anneal (PDA) at 400 ºC for 60 s was performed 
prior to reactive sputter deposition of TaN.  After gate patterning by Cl-based dry 
etch, Pt was sputtered as the back contact to complete the capacitor fabrication.    
 
Fig. 3.2. (a) The process flow for fabricating the InP capacitor, with the TMA 
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Fig. 3.3. (a) In 3d and (b) P 2p XPS spectra show that both In-O and P-O bonds were 
significantly reduced, indicating the effect of TMA surface treatment on the reduction of 
native oxide. 
(a) Native Oxide Removal by TMA Surface Treatment  
The key step to achieve a good Al2O3/InP interface is the TMA surface 
treatment because it can effectively reduce the native oxides that formed on the 
surface of III-V materials which would act as defective states in the bandgap and play 
a critical role in the degradation of transistor performance.  X-ray photoelectron 
spectroscopy (XPS) analysis was employed to study the interfacial chemical bonding 
between Al2O3 and InP.   
Fig. 3.3 (a) and (b) show the In 3d and P 2p XPS spectra, respectively, of a 
sample with a 2 nm thick Al2O3 directly deposited on pre-gate cleaned InP, and a 
sample with both pre-gate cleaning and TMA treatment prior to Al2O3 deposition.  
Both P-O and In-O bonds were significantly reduced, indicating the effect of TMA 
surface treatment on the reduction of native oxide.   



































Fig. 3.4. C-V characteristics of an InP capacitor (a) before and (b) after thermal 
annealing at 600 ºC for 60 s. Characterization frequencies f ranging from 40 kHz to 1 MHz 
were used.  The CET was extracted to be ~4.3 nm. 
 (b) Thermal Stability of TaN/Al2O3/InP Stack 
To implement the MOSFET fabrication using the gate first process, the 
TaN/Al2O3/InP gate stack should withstand the highest thermal budget in the 
MOSFET fabrication process, which is 600 ˚C for 60 s used for the S/D dopant 
activation anneal.  The InP MOS capacitor was annealed at 600 ˚C for 60 s to check 
the thermal stability of the TaN/Al2O3/InP stack.  
Shown in Fig. 3.4 (a) and (b) are the C-V characteristics of the InP MOS 
capacitor before and after annealing, respectively, with frequency f ranging from 40 
kHz to 1 MHz.  Similar C-V characteristics with negligible frequency dispersion were 
observed.  The bump observed at low frequency could be due to the incomplete 
removal of the native oxide as well as the interface defects between Al2O3 and InP.  
The slightly larger capacitance at strong inversion after annealing could be attributed 
to the densification of the Al2O3 dielectric.  There is also no significant increase in the 
gate leakage current as shown in Fig. 3.5, indicating the good thermal stability of the 
TaN/Al2O3/InP stack.  
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Fig.3.5.  Gate leakage current density JG increases slightly after the thermal annealing, 
showing good thermal stability under the condition of dopant activation anneal. 
3.2.3 Fabrication and Electrical Characterization of Self-Aligned Gate-First 
In0.7Ga0.3As N-MOSFETs with an InP Capping Layer 
(a) Device Fabrication 
Fig. 3.6 shows the process flow for fabricating the In0.7Ga0.3As N-MOSFETs 
without InP capping, with 2 and 4 nm InP capping layers.  Two-inch InP substrates 
were used as starting materials.  A 500 nm In0.53Ga0.47As layer with p-type doping 









were sequentially grown by an external vendor.  On two wafers, 2 or 4 
nm of undoped InP was grown on the In0.7Ga0.3As channel layer.  On a third wafer 
(control), no InP was grown.   
 





































Fig. 3.6. The process flow for fabricating In0.7Ga0.3As N-MOSFETs without InP 
capping, and with 2 or 4 nm InP capping layers.  All steps were performed by the author 
except for the InP cap growth. 
The pre-gate cleaning process was performed using HCl (1:3) solution for 3 
minutes for the sample without the InP capping layer and HF (1:100) solution for 60 s 
for samples with the InP capping layer.  After that, ex situ surface passivation using 
diluted (NH4)2S solution ((NH4)2S:H2O = 1:4) for 10 minutes was done.  All samples 
were then loaded into an ALD system where native oxide removal by TMA was 
performed prior to deposition of 6.3 nm of Al2O3 to ensure a high quality Al2O3/InP 
interface.  PDA at 400 ºC for 60 s was performed prior to reactive sputter deposition 
of TaN.   
After gate definition, S/D regions were formed by Si implant at energy of 30 
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(1:1) was then used to remove the InP capping layer in S/D regions.  This was 
followed by the HF (1:100) dip to remove the native oxide on the surface of the 
heavily doped In0.7Ga0.3As S/D regions.  Finally, E-beam evaporation of 40 nm thick 
Pd and 90 nm thick Ge were performed, and followed by rapid thermal anneal at 400 
ºC for 10 s to form the PdGe contact.   
(b) Results and Discussion 
 Fig. 3.7 (a) shows the cross-sectional TEM image of a completed In0.7Ga0.3As 
N-MOSFET with a TaN/Al2O3/InP gate stack.  A 2 nm thick InP capping layer exists 
between Al2O3 and the In0.7Ga0.3As channel as shown in Fig. 3.7 (b).  The high 
resolution TEM in Fig. 3.7 (c) shows the sharp interface between Al2O3 and InP.    
 
Fig. 3.7. (a) The cross-section TEM image of a completed In0.7Ga0.3As N-MOSFET 
with channel and S/D regions.  (b) TEM image showing the TaN/Al2O3/InP/In0.7Ga0.3As stack 
with sharp Al2O3/InP interface after a 600 ºC 60 s dopant activation anneal, as shown in the 

















Fig. 3.8. (a) ID–VGS curves  of In0.7Ga0.3As N-MOSFETs without InP cap, with 2 nm 
InP cap, and with 4 nm InP cap, having subthreshold swing S of 167, 138 and 132 mV/decade, 
respectively.    (b) ID–VDS output characteristics of the same set of MOSFETs in (a), showing 
excellent saturation and pinch-off characteristics.  Higher IDsat was observed in MOSFETs 
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   Fig. 3.8 (a) plots the ID-VGS transfer characteristics of transistors having LG of 
350 nm in the linear (VDS = 0.1 V) and saturation (VDS = 1.2 V) regions versus gate 
voltage VGS.  In0.7Ga0.3As MOSFETs without InP cap, with 2 nm InP cap, and with 4 
nm InP cap have subthreshold swings S of 167, 138 and 132 mV/decade, respectively.  
Fig. 3.8 (b) shows the ID-VDS output characteristics of the same set of transistors in 
Fig. 3.8 (a).  Devices with the InP cap have a higher saturation drain current IDsat as 
compared with the control.  This is attributed to reduced carrier scattering due to 
interface traps, giving improved carrier mobility.  IDsat is higher in the device with a 
thicker InP capping layer despite a smaller gate-to-channel capacitance.  A significant 
improvement in the peak transconductance in the linear region Gm,lin was achieved for 
MOSFETs with InP capping over the control, as shown in Fig. 3.9. The current of the 
transistors with InP capping fabricated in this thesis is lower than that in Ref. 50, this 
is due the much larger CET and channel length.   
 
Fig. 3.9. Gm,lin-VGS curves  show significant Gm,lin improvement due to the insertion of  
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Fig. 3.10. RTotal versus VGS plot shows that RSD for all devices are similar, as PdGe 
contacts were formed similarly on all splits, i.e. on In0.7Ga0.3As S/D regions following the 
removal of InP capping.  
 To consider the effect of S/D series resistance RSD, the total resistance RTotal 
between S/D measured at VDS of 0.1 V is plotted as a function of VGS in Fig. 3.10.  
RTotal decreases with increasing VGS and RSD is approximated at a large VGS, i.e. 10 V 
[97].  
 The extracted RSD
 is ~2.25 kΩ∙µm for all three samples.  This indicates that 
the InP capping layer was successfully removed in S/D regions before PdGe ohmic 
contact formation.  Removal of InP capping layer in S/D regions ensures that the 
PdGe ohmic contact is formed on In0.7Ga0.3As (EG = 0.58 eV) rather than on InP (EG 
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Fig. 3.11. (a) The median S is reduced by ~40 mV/decade for devices with 2 nm InP 
capping layer as compared with the control (without InP cap).  Larger reduction is observed 
for devices with 4 nm InP cap.  (b) Cumulative distribution of Gm,lin shows ~48% and ~85% 
enhancement in the median Gm,lin for devices with 2 nm and 4 nm thick InP cap, respectively, 
with respect to the control. 
 Extensive electrical characterization was performed on a large sample size.  
Subthreshold swing S is an important factor considered in the evaluation of the gate 
stack interface quality.  Fig. 3.11 (a) summarizes the statistical distribution of S 
characteristics for InGaAs MOSFETs with and without InP capping.  The insertion of 
2 nm InP reduces the median S by ~40 mV/decade as compared with the control.  A 
larger reduction in S is observed for devices with 4 nm InP capping layer.  Fig. 3.11 
(b) plots the cumulative distribution of Gm,lin.  The statistical results show a ~48% 
enhancement in the median Gm,lin for devices with 2 nm InP cap as compared with the 
control.  The enhancement is increased to ~85% with a 4 nm InP cap.  



















































































































 Fig. 3.12 compares the off-state leakage current IOFF versus drain current IDsat 
at VDS of 1.2 V.  More than 20 MOSFETs with LG ranging from 0.35 to 2 µm were 
characterized for each device split.  We observed  IDsat enhancement of ~32%  and 
~50% over the control at a fixed IOFF of 3×10
-7
 A/µm for MOSFETs with 2 nm and 4 
nm InP capping layer, respectively. 
 
Fig. 3.12. Plot of off-state leakage current IOFF versus on-state drain current IDsat at VDS 
of 1.2 V, showing IDsat enhancement of ~32%  and ~50% at a fixed IOFF of 3×10
-7
 A/µm for 
N-MOSFETs with 2 nm and 4 nm InP cap, respectively.  Gate length of devices measured 
ranges from 0.35 to 2 µm.  
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3.3 Self-Aligned Gate-First In0.7Ga0.3As N-MOSFETs with Sub-400 
˚C Si2H6 Passivation and HfO2 High-k Gate Dielectric 
For InGaAs to be used as an N-MOSFET channel material in sub-11 nm 
technology nodes and beyond, an optimal gate stack requires not only a 
thermodynamically stable MOS stack with low interface trap density (Dit) but also 
small equivalent oxide thickness (EOT), i.e. sub-1 nm, with low gate leakage current.  
In this Section, we investigate a novel low temperature Si2H6 surface passivation 
technique to realize high-quality metal gate/high-k dielectric stack on In0.7Ga0.3As.  
By employing SF6 treatment for native oxide removal and low temperature Si2H6 
passivation, an ultra-thin SiO2/Si interfacial passivation layer (IPL) was formed 
between high-k dielectric and In0.7Ga0.3As.  This IPL could effectively passivate the 
In0.7Ga0.3As surface.  When integrated with the ALD deposited HfO2 with a dielectric 
constant of ~20, In0.7Ga0.3As N-MOSFETs with a capacitance equivalent thickness 
(CET) of ~1.6 nm were demonstrated.  
3.3.1  Design Concept 
The concept of inserting a SiO2/Si layer between HfO2 and In0.7Ga0.3As is 
similar with that of InP discussed in Section 3.2.  A high-quality Si passivation layer 
can be formed on In0.7Ga0.3As by an ultra-high vacuum chemical vapor deposition 
(UHVCVD) tool.  The 0.5 eV ΔEC at the Si/In0.7Ga0.3As interface confines the 
electron to flow in the In0.7Ga0.3As channel, as shown in the band diagram across line 




Fig. 3.13. (a) The schematic showing a Si2H6 passivated In0.7Ga0.3As N-MOSFET.  An 
ultrathin SiO2/Si layer was formed between HfO2 dielectric and the In0.7Ga0.3As channel.  (b) 
Band alignment across line B-B’ of an In0.7Ga0.3As MOSFET with Si2H6 passivation operated 
at strong inversion.  The Si layer confines the electrons moving in the In0.7Ga0.3As channel 
and moves the interface traps away from the channel.  In addition, larger tunneling barrier 
height seen by electrons helps to reduce the gate leakage current as compared with HfO2 
alone.  
 
Interface traps are now moved away from the channel, leading to reduced Coulomb 
scattering.  In addition, an ultra-thin interfacial SiO2 formed due to oxidation of a part 
of the Si layer helps to reduce the gate leakage current because of the larger tunneling 
barrier height for electrons as compared with HfO2 alone.   
3.3.2 Device Fabrication and Characterization  
(a) Device Fabrication 
Fig. 3.14 (a) shows the key steps for fabricating In0.7Ga0.3As N-MOSFETs 
with the gate stack formation process highlighted in Fig. 3.14 (b).  P-type (100)-
oriented In0.7Ga0.3As/In0.52Al0.48As/InP substrates were used.  The doping 



























pre-gate cleaning process for InGaAs comprises native oxide removal using diluted 
HCl (HCl:H2O = 1:3) for 3 minutes and excess elemental arsenic removal by 
ammonium hydroxide (NH4OH) for 10 minutes.  
After pre-gate cleaning, the InGaAs substrates were quickly loaded into an 
ultra-high vacuum tool equipped with a high-vacuum transfer module (base pressure 
of ~1×10
-7 
Torr) to prevent the formation of native oxide, which occurs rapidly upon 
exposure to low vacuum or atmosphere.  SF6 plasma treatment was first done at 
300 °C for 50 s with a flow rate of 10 sccm in one chamber to remove native oxide 
which may have formed.  Next, without breaking vacuum, Si2H6 treatment was 
carried out in a second chamber at 370 °C for 50 minutes with a flow rate of 50 sccm 
and at a base process pressure of ~1×10
-7 
Torr to form a high-quality Si passivation 
layer.  This was followed by deposition of ~3.6 nm of HfO2 at 250 °C in an ALD tool 
using tetrakis [dimethylamido] hafnium and H2O as precursors, and N2 as the carrier 
gas.   
After reactive sputter deposition of ~ 100 nm TaN to form the gate electrode, 
gate lithography and gate etch using a Cl2-based plasma process were performed.  
The source and drain regions were formed by implantation of Si at energy of 20 keV 




, and followed by an rapid thermal annealing (RTA) at 600 
ºC for 60 s.  Finally, CMOS-compatible PdGe were integrated to complete the device 




Fig. 3.14. (a) Process sequence showing the key steps employed to fabricate the 
In0.7Ga0.3As N-MOSFETs.  A low temperature Si2H6 passivation was incorporated.  (b) 
Schematics illustrating the gate stack formation process.  After the SF6 treatment in the first 
chamber of a UHVCVD system for native oxide removal and low temperature Si2H6 
passivation in a second chamber, the sample was then loaded into an ALD system for HfO2 
deposition, and followed by the TaN deposition in a reactive sputter tool. 
 
(b) Materials Characterization  
High-resolution XRD curves in Fig. 3.15 show that the indium composition in 
InGaAs is ~70%, with the film fully strained.  In addition, well-defined In0.7Ga0.3As 
peak indicates excellent crystalline quality of the channel material.  Physical 
characterization using atomic force microscopy (AFM) was performed after the step 
of SF6 treatment but before Si2H6 passivation to examine the morphology of InGaAs 
surface.    
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TaN Deposition 
Temperature: 370 ˚ C 
Duration: 50 minutes
Si2H6 Flow Rate: 50 sccm
Temperature: 300 ˚ C 
Duration: 50 s
























Fig. 3.15. High-resolution XRD curves show an indium composition of 70% in InGaAs.  
The well-defined In0.7Ga0.3As peak indicates excellent crystalline quality of the channel 
material. 
 
               
Fig. 3.16. AFM image of the In0.7Ga0.3As surface after SF6 treatment at 300 °C for 50 s.  
The AFM scan area is 2 μm by 2 μm.  The small RMS roughness value indicates that good 
surface morphology was preserved after the native oxide removal by SF6 treatment. 





















































The SF6 treatment removes the native oxides on InGaAs surface that might 
not be completely removed during pre-gate cleaning, but should not roughen the 
substrate surface as this would increase surface roughness scattering and reduce the 
high-field mobility in the transistors.  The root-mean-square (RMS) surface 
roughness of InGaAs substrate after SF6 treatment was measured to be ~0.41 nm, as 
shown in Fig. 3.16.  RMS value of the sample before SF6 treatment is ~0.35 nm.  This 
indicates that a good surface morphology was preserved.  TEM micrograph in Fig. 
3.17 (a) shows the TaN/HfO2/SiO2/Si stack formed on In0.7Ga0.3As.  Good uniformity 
and flat interface between SiO2/Si cap and In0.7Ga0.3As were observed.  The high-
resolution TEM image in Fig. 3.17 (b) confirms the presence of an ultra-thin 
interfacial layer between the HfO2 dielectric and In0.7Ga0.3As.  The HfO2 thickness is 
around 3.6 nm. 
 
Fig. 3.17.      (a) The cross-sectional TEM image of the TaN/HfO2/SiO2/Si gate stack on 
In0.7Ga0.3As.  The high-resolution image in (b) reveals the existence of an ultra-thin SiO2/Si 
















Fig3.18. (a) ID-VGS curves showing excellent transfer characteristics of an In0.7Ga0.3As 
N-MOSFET.  (b) ID-VDS output characteristics of the same transistor in (a).  Very high drive 
current was achieved at a gate length LG of 4 µm, attributed to the excellent interface quality 
due to Si2H6 passivation and the EOT scaling. 
 
(c)  Electrical Characterization 
ID-VGS curves in Fig. 3.18 (a) show the excellent transfer characteristics of an 
In0.7Ga0.3As N-MOSFET with subthreshold swing S of ~102 mV/decade.  Ion/Ioff ratio 
of ~5 orders was achieved and is attributed to the presence of a semi-insulating 
InAlAs layer under the InGaAs channel which reduces the transistor off-state leakage 
current.  ID-VDS output characteristics of the same transistor are plotted in Fig. 3.18 
(b).  Excellent saturation and pinch-off characteristics were observed.  The 
In0.7Ga0.3As N-MOSFET shows drive current of ~320 µA/µm at VDS and VGS-VTH of 2 
V for a LG of 4 µm.  The high drive current achieved can be attributed to the good 
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Fig. 3.19. (a) Inversion C-V curves measured at 100 kHz for InGaAs N-MOSFET yield 
a CET of ~1.7 nm.  Forward and backward sweeps were applied to investigate the C-V 
hysteresis, which is found to be negligible.  This indicates good interface and the gate 
dielectric quality and is consistent with the negligible hysteresis in the ID-VGS characteristics 
shown in (b).  
Next, inversion C-V characteristics of the InGaAs N-MOSFET were 
investigated, as shown in Fig. 3.19 (a).  The capacitance equivalent thickness of this 
MOSFET is ~1.7 nm.  Due to the low density of states (DOS) in the Γ valley of 
InGaAs, the Fermi level can rise high above the conduction band edge at strong 
inversion, moving the charge centroid further away from the gate dielectric/channel 
interface for InGaAs as compared with Si.  Therefore, the capacitance at strong 
inversion for InGaAs N-MOSFET might be smaller than that for Si N-MOSFET with 
the same EOT.  In addition, this capacitance value for the InGaAs N-MOSFET might 
be larger than the theoretical calculated value that excludes interface trap density 
[109].  The Dit inside the conduction band of InGaAs N-MOSFETs was found to be 
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measurement, higher capacitance value is expected.  C-V curves show negligible 
hysteresis, consistent with the negligible hysteresis of the I-V curves in Fig. 3.19 (b).  
This indicates good gate dielectric quality with low density of oxide traps, as well as 
excellent interface quality due to low-temperature Si2H6 passivation. 
The gate leakage current was measured by grounding the source and drain and 





 at a gate bias of VTH±1 V was measured as shown in Fig. 3.20.  Although 
the inserted SiO2 has smaller permittivity and is thinner than HfO2, the tunneling 
barrier seen by electrons is much higher for SiO2 than for HfO2.  The low JG indicates 
the potential for further scaling of the EOT which can be realized by scaling down the 
HfO2 thickness.  
 
Fig. 3.20. Small gate leakage current density JG was measured.  JG was normalized by 






































Room temperature charge pumping analysis was conducted to evaluate the 
mid-gap Dit.  The charge pumping characterization was performed by sweeping the 
base level Vbase of constant- amplitude trapezoidal gate pulse train from accumulation 
level to inversion level.  The amplitude VA and frequency f of the gate pulses are 1 V 
and 200 kHz, respectively.  Charge pumping current ICP for trapezoidal gate pulse 
waveform [110] is expressed as 
2 ln ln FB THCP it G r f th s n p
A
V V
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,         (3.1) 
 
Fig. 3.21. Room temperature charge pumping measurement was performed to extract 
the mid-gap Dit.  Constant-amplitude trapezoidal gate pulse train was swept from 
accumulation to inversion level with rise and fall time of gate pulses ranging from 100 ns to 
1000 ns.  By extracting the slope in ICP/f as a function of ln[(trtf)], the mean Dit of the InGaAs 









































T = 1/ f
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where q is electronic charge, AG is transistor gate area, k is Boltzmann constant, VFB is 
flatband voltage, VTH is threshold voltage, vth is the thermal velocity of the carriers, ns 
is the surface concentration of minority carriers, σn and σp are capture cross sections 
of electrons and holes, respectively.  The charge pumping current ICP divided by f is 
plotted as a function of ln[(trtf)] for equal trapezoidal pulse rise time tr and fall time tf, 
with tr and tf ranging from 100 to 1000 ns.  Based on equation (3.1), the mean Dit over 
the energy range swept by the trapezoidal gate pulse with VA of 1 V was extracted 
from the slope of ICP/f versus ln[(trtf)], as shown in Fig. 3.21.  The mean Dit for the 
InGaAs N-MOSFET was found to be 1.91012 cm-2·eV-1.   
 
Fig. 3.22. Benchmarking of S of InGaAs N-MOSFETs achieved by different surface 
passivation techniques.  Low-temperature Si2H6 passivation demonstrated in this work leads 
to the realization of InGaAs N-MOSFETs with S comparable to the best reported values.  The 
























































































































3.4 Comparison and Discussion of Two Advanced Gate Stack 
Techniques: InP Capping and Si2H6 Passivation 
3.4.1 Benchmarking of Subthreshold Swing 
Subthreshold swing is an important parameter to consider in the evaluation of 
the gate stack interface quality.  Fig. 3.22 compares the effect of different passivation 
techniques in literature on the S of InGaAs N-MOSFETs.  Low-temperature Si2H6 
passivation demonstrated in Section 3.3 leads to the realization of InGaAs N-
MOSFETs with S comparable to the best reported [46],[47],[48],[50],[151]. In Ref. 
151, (NH4)2S passivation was used to passivate the InGaAs surface before Al2O3 
deposition to prevent the InGaAs from being oxidized during wafer transfer as well as 
ALD process. The first TMA pulse can help to reduce the native oxides further. In 
addition, three-dimensional structure was adopted. Volume inversion might happen 
with the nanowire dimension, which helps to mitigate the effect of interface traps on 
S of the transistors.  In Ref. 47 and 48, (NH4)2S passivation was also introduced. An 
interfacial layer was formed between the high-k and InGaAs to reduce the formation 
of InGaAs oxides. The concept used in Ref. 50 is similar to the concept introduced in 
this thesis.  In their transistor fabrication, a gate last process was introduced to 
minimize the degradation of interface quality due to high thermal budget.  In addition, 
TaSiOx with a permittivity of more than 25 was used as the high-k dielectric.  
The S of the transistors with InP cap is slightly larger than that of Si2H6 
passivated devices.  This could be due to the larger thickness and smaller dielectric 
constant of Al2O3 as compared with HfO2, leading to much larger Cox for transistors 
with InP cap.  The S of a MOSFET is given by 
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where Cox is the gate oxide capacitance, Cit is the capacitance due to interface traps 
and is given by qDit, and CD is the capacitance due to the substrate depletion layer. 
The S of the transistors with InP capping can be improved if Al2O3 thickness can be 
scaled down or a gate dielectric with higher permittivity is introduced.   
3.4.2 Effect of InP or Si Thickness on the Drive Current of InGaAs N-
MOSFETs 
The effect of inserting an InP capping or Si layer on the drive current 
enhancement of InGaAs N-MOSFETs is significant, as evidenced by previous 
discussions.  This is attributed to the improved carrier mobility.  The drive current of 
a transistor with sub-100 nm LG can be expressed as 
      
( )Dsat ox GS TH injI C W V V   ,                                                           (3.3) 
where Cox is the gate oxide capacitance, W is transistor width, and υinj is the carrier 
injection velocity at the source.  υinj is correlated to the low field carrier mobility.  
Although the insertion of an InP cap or Si layer enhances the carrier mobility, it also 
decreases the Cox.  Therefore, an optimal InP or Si thickness should exist to give the 
largest product of Cox and υinj, and thus drive current.  In addition, the optimal InP or 
Si thickness strongly depends on the choice of high-k gate dielectrics as well as the 
high-k/InP or high-k/SiO2/Si interface quality.  
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3.4.3 Comparison of Integration Challenges and Options for InP Capping and 
Si2H6 Passivation. 
Table 3.1 shows a comprehensive comparison of the two advanced techniques 
in terms of the gate stack quality for higher drive current and better S as well as the 
integration challenges and options.  Both InP capping and Si2H6 passivation are 
promising to achieve high quality interface between high-k and InGaAs channel, and 
have the potential to be scaled down to sub-1 nm EOT.  In addition, both techniques 
are highly compatible with the high-k deposition tools in current Si technology.  To 
be integrated into multi-gate structures to control short channel effects, a conformal 
layer of InP or Si is needed to wrap around the InGaAs channel.  One advantage of 
the Si2H6 passivation is that it can also effectively passivate the Ge or GeSn surface 
for P-MOSFET. This provides a cost effective option for future CMOS application 
employing InGaAs as the n-channel material and Ge or GeSn as the p-channel 
material.  Details of this point will be discussed in Section 4.4 of the next Chapter.   
Table 3.1. Comparison of InP capping and Si2H6 passivation techniques in terms of the 
gate stack quality for higher drive current and better subthreshold characteristics as well as 
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In this Chapter, two advanced gate stack techniques were explored for 
In0.7Ga0.3As N-MOSFETs by a self-aligned gate-first process: InP capping or low 
temperature Si2H6 passivation.  
To realize In0.7Ga0.3As N-MOSFETs with InP capping, TMA treatment was 
first developed to achieve a good Al2O3/InP interface. The TaN/Al2O3 gate stack 
formed on InP/In0.7Ga0.3As is thermally stable after a 600 ºC 60 s dopant activation 
anneal.  Introducing 2 or 4 nm of InP capping layer in In0.7Ga0.3As N-MOSFETs was 
found to reduce S, increase transconductance, and increase IDsat.    
Next, low temperature Si2H6 passivation was investigated to effectively 
passivate the In0.7Ga0.3As surface by forming an ultrathin SiO2/Si interfacial layer 
with good surface morphology between HfO2 and In0.7Ga0.3As.  When integrated with 
the ALD deposited HfO2, CET of ~1.7 nm was achieved with the gate leakage current 




 in the gate voltage range of -1 to 1 V.  Drive current as 
high as 320 µA/µm at VDS and VGS-VTH of 2 V was achieved for a LG of 4 µm, with S 
comparable to the best reported in the literature.  These can be attributed to the good 
gate stack interface quality by low temperature Si2H6 passivation and the small EOT. 
Finally, we compared and discussed the two advanced gate stack techniques in 
terms of the electrical characteristics and the integration challenges.  Both techniques 
are promising options to realize high quality gate stack for high performance InGaAs 




Germanium-Tin (GeSn) P-Channel MOSFETs 
with High Hole Mobility and Excellent NBTI 




While InGaAs has high electron mobility, and is attractive as an alternative 
channel material for n-channel metal-oxide-semiconductor field-effect transistors (N-
MOSFETs), its bulk hole mobility is only ~400-500 cm
2
/V·s, and is similar to that of 
Si (~430 cm
2
/V·s) [111].  Ge offers superior bulk hole mobility of approximately 4 
times higher than Si, making it promising as an alternative channel material for p-
channel metal-oxide-semiconductor field-effect transistors (P-MOSFETs) for future 
high performance and low power logic application.  In the past few years, various 
surface passivation techniques have been explored to realize high mobility Ge P-
MOSFETs, with very good progress achieved [19]-[26], [112]-[121].  
 Recently, compressively strained GeSn channel P-MOSFETs have been 
shown to achieve higher hole mobility than Ge channel P-MOSFETs [27]-[29].  
Development of high-k/GeSn gate stack with high-quality interface and small 
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capacitance equivalent thickness (CET) is needed to exploit the full potential of GeSn 
as a P-MOSFET channel material.   
 In this Chapter, we first investigated and compared the dependence of the 
electrical characteristics of (100)-oriented Ge0.958Sn0.042 P-MOSFETs on different 
surface passivation techniques:  low temperature Si2H6 passivation or room 
temperature (NH4)2S treatment of GeSn prior to high-k gate dielectric (HfO2) 
deposition.  A comprehensive study using GeSn channel having a fixed Sn 
composition and a given high-k gate dielectric was performed.  Better subthreshold 
characteristics and higher drive current were achieved by low temperature Si2H6 
passivation.  The negative bias temperature instability (NBTI) reliability of Si2H6 
passivated GeSn P-MOSFETs was then examined in Section 4.3.  For cost effective 
integration in complementary metal-oxide-semiconductor (CMOS) fabrication, 
Section 4.4 developed a common gate stack solution for GeSn and InGaAs CMOS, 
featuring low temperature Si2H6 passivation, single TaN metal gate, and sub-1.75 nm 
CET.  The key results of this Chapter are summarized in Section 4.5.  









4.2 Si2H6 and (NH4)2S Passivation Techniques and Effect on the 
Electrical Characteristics of GeSn P-Channel MOSFETs  
4.2.1 GeSn Growth and Material Characterization 
The starting substrate was a 4 inch n-type Ge(100) wafer.  GeSn film was 
epitaxially grown on Ge using solid source molecular beam expitaxy (MBE) tool at 
180 ˚C.  After cleaning in dilute HF (HF:H2O = 1:10), the Ge wafer was loaded into 
the growth chamber and baked at 650 ˚C for 30 minutes for native oxide removal.  
The growth chamber has a very low base pressure of 3×10
-8
 Pa.  After pre-epi baking, 
in situ reﬂection high-energy electron diffraction (RHEED) patterns revealed well-
developed 2×1 reconstruction, indicating that the surface was free of native oxide and 
very smooth.  Ge1−xSnx alloy was then grown by evaporating 99.9999% pure Ge and 
99.9999% pure Sn from the effusion cells.  The deposition rate of Ge and Sn can be 
adjusted by changing the temperature of effusion cells.  The Ge deposition rate was 
maintained at ~0.022 nm/s, while the Sn deposition rate was set to obtain the desired 
Sn composition.  The growth was monitored by the RHEED system.  The above-
mentioned MBE growth was performed by our collaborator at Chinese Academy of 
Sciences. 
Fig. 4.1 shows a high-resolution transmission electron microscope (HRTEM) 
image of a 10 nm-thick Ge0.958Sn0.042 film grown on (100)-oriented Ge substrate.  
Defect-free Ge0.958Sn0.042/Ge interface was observed.  High-resolution X-ray 
diffraction (XRD) curve in Fig. 4.2 shows the well-defined GeSn peak.  The 
substitutional Sn composition of the GeSn film is ~4.2%.  In addition, very smooth 
GeSn surface was observed, as indicated by the root-mean-square (RMS) surface 
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roughness of ~0.26 nm in the atomic force microscopy (AFM) image shown in Fig. 
4.3.  
 
Fig. 4.1. High-resolution TEM image of a 10 nm-thick Ge0.958Sn0.042 film grown on 
(100)-oriented Ge substrate.   
 
 
Fig. 4.2. High-resolution XRD (004) curve shows well-defined GeSn peak.  The 










































Fig. 4.3. AFM image shows the smooth surface of the as-grown GeSn film with RMS 




4.2.2 Fabrication of Ge0.958Sn0.042 P-MOSFETs  
The process flow for fabricating Ge0.958Sn0.042 P-MOSFETs is illustrated in 
Fig. 4.4.  After the growth of 10 nm-thick Ge0.958Sn0.042 film, phosphorus well implant 




, and activated at 
450 °C for 3 minutes to convert the as-grown GeSn from p-type to n-type.  
A cyclic clean was used for the pre-gate cleaning process of Ge0.958Sn0.042 
substrates.  This involves 5 cycles’ treatment of the wafers, with deionized water for 
30 s followed by HF acid (HF:H2O = 1:50) for 30 s in each cycle.  After that, two 
surface passivation splits were introduced.  A first set of samples was passivated 
using (NH4)2S solution for 10 minutes at room temperature.  A second set of samples 
was immediately loaded into an ultra-high vacuum tool equipped with a high-vacuum 
transfer module (base pressure of ~1×10
-7 
Torr).  SF6 plasma treatment was first done 
at 300 °C for 50 s in one chamber to remove any native oxide that may have been 



















chamber where Si2H6 treatment was carried out at 370 °C for 120 minutes at a flow 
rate of 10 sccm to form a high-quality Si passivation layer.  
 All samples were then loaded into an atomic layer deposition (ALD) tool for 
the deposition of ~4.5 nm-thick HfO2 at 250 °C using tetrakis hafnium and H2O as 
precursors.  This was followed by the reactive sputter deposition of 100 nm of TaN 
and 10 nm of SiO2.  After gate definition with optical lithography and a F-based 
plasma etch, 50 nm of SiO2 was deposited and patterned to expose the active region, 
including source/drain (S/D) regions, and a portion of the gate pad.  ~10 nm of Ni was 
then sputtered onto the samples and rapid thermal annealed at 350 °C for 30 s to form 
the NiGeSn metallic S/D.  The device fabrication process was finally completed by 
selective removal of the unreacted Ni by concentrated H2SO4 solution.  
 
Fig. 4.4. The process flow for fabricating Ge0.958Sn0.042 P-MOSFETs.  Two splits of 
surface passivation of Ge0.958Sn0.042 were introduced prior to HfO2 deposition: low-
temperature Si2H6 passivation or room temperature (NH4)2S treatment.  All steps were 
performed by the author except for the Ge0.958Sn0.042 growth. 
Ge0.958Sn0.042 Grown on Ge by MBE (Collaborator)
Pre-gate Cleaning by DHF
Native Oxide Removal by SF6 Plasma
Si2H6 Passivation
ALD HfO2 Deposition (~4.5 nm) 
TaN Deposition and Gate Definition
Ni Deposition (10 nm)
NiGeSn Formation
RTP: 350 ˚C, 30 s
Removal of Excess Ni
Phosphorous Well Implant and Activation 
Splits of Surface Passivation
(NH4)2S Passivation
Si2H6 Passivation
Energy: 20 keV, dose: 5 × 1012 cm-2





















4.2.3 Results and Discussion 
Fig. 4.5 (a) shows the ID-VGS curves of a pair of Ge0.958Sn0.042 P-MOSFETs 
with Si2H6 passivation and (NH4)2S passivation.  Both transistors have a gate length 
LG of 7 µm.  The Si2H6-passivated transistor shows improved subthreshold swing S 
over the one with (NH4)2S passivation.  The threshold voltage VTH of the (NH4)2S-
passivated transistor is left-shifted as compared with that of the Si2H6-passivated one.  
This could be due to more positive fixed charges or more donor-like interface traps 
for the (NH4)2S-passivated transistor.  ID-VDS output characteristics of the same pair 
of transistors are plotted in Fig. 4.5 (b).  Good saturation and pinch-off characteristics 
were observed.  Drive current of the device with Si2H6 passivation is 75% higher than 
that with (NH4)2S passivation at a gate overdrive of -1.2 V and VDS of -1.5 V.  
 Inversion C-V characteristics of Ge0.958Sn0.042 P-MOSFETs passivated by two 
different techniques are shown in Fig. 4.6.  C-V curves were measured at a frequency 
of 100 kHz.  The transistor with Si2H6 passivation shows 6 fF/µm
2 
smaller inversion 
capacitance due to the additional SiO2/Si interfacial layer formed.  The CET of the 
Si2H6-passivated transistor was extracted to be  ~1.82 nm, while that of the (NH4)2S-
passivated transistor is ~1.38 nm.  It could be possible that the native oxide of GeSn 
still exists at the HfO2/GeSn interface for the (NH4)2S-passivated device.  
 Fig. 4.7 plots the cumulative distribution of the S of GeSn P-MOSFETs with 
two different passivation techniques.  The devices have gate lengths ranging from 5 to 




Fig. 4.5. (a) ID-VGS curves showing transfer characteristics of GeSn P-MOSFETs with 
Si2H6 passivation and (NH4)2S treatment.  Smaller S was observed for the Si2H6-passivated 
transistor, indicating a lower mid-gap interface trap density.  (b) ID-VDS characteristics show 
that the Si2H6-passivated GeSn P-MOSFET has 75% higher drive current than the (NH4)2S-
passivated device at a gate over drive of -1.2 V and VDS of -1.5 V.                
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~50 mV/decade lower than that of transistors with (NH4)2S passivation.  The 
subthreshold swing of a MOSFET is given by 






  ,                                                         (4.1) 
where Cox is the gate oxide capacitance, Cit is the capacitance due to interface traps 
and is given by qDit, and CD is the capacitance due to the substrate depletion layer.  
With the same amplitude of CD and smaller Cox for the Si2H6-passivated device as 
compared with that of the (NH4)2S-passivated device, the reduced S clearly shows 
that Si2H6 passivation could achieve much better interface quality with smaller mid-
gap interface trap density between HfO2/GeSn. 
 
Fig. 4.6. Inversion C-V characteristics of Ge0.958Sn0.042 P-MOSFETs with Si2H6 
passivation and (NH4)2S treatment. The Si2H6-passivated device shows 6 fF/µm
2
 smaller 
inversion capacitance due to the formation of the ultrathin SiO2/Si interfacial layer.  CET 
values were extracted to be ~1.82 and ~1.38 nm for Si2H6-passivated transistor and (NH4)2S-

























































Fig. 4.7. Despite a smaller Cox, GeSn P-MOSFETs with Si2H6 passivation have a 
median S that is ~50 mV/decade lower than that of transistors with (NH4)2S passivation.  The 
S was extracted at VDS of -50 mV.  
 
Fig. 4.8 shows the effective carrier mobility eff of Ge0.958Sn0.042 P-MOSFETs 
as a function of the inversion carrier density Ninv.  eff was extracted by using the ID-
VGS characteristics at a low VDS of -50 mV, and Ninv in the channel was obtained by 
integrating the measured inversion C-V curves shown in Fig. 4.6.  We observed much 
higher hole mobility for Si2H6-passivated device in the entire Ninv range.  Insertion of 
a Si layer provides high-quality Si/GeSn interface and, at the same time, moves the 
interface traps further away from the channel, leading to reduced carrier scattering 
due to interface trap charges.  Therefore, despite a slightly larger CET, Si2H6-
























































passivated devices have significant drive current improvement over the (NH4)2S-
passivated device, as shown in Fig. 4.5 (b).  The enhancement in mobility is larger at 
low inversion carrier density.  At high inversion carrier density, the trapped charges at 
the interface are screened by the inversion carriers.  This mitigates the effect of 
interface traps on the mobility.  
 
 
Fig. 4.8. µeff versus inversion carrier density Ninv of the GeSn P-MOSFETs with Si2H6 
passivation and (NH4)2S passivation.  Si2H6-passivated devices show higher hole mobility in 




























































Fig. 4.9 (a) and (b) compare the effect of different passivation techniques on 
the subthreshold swing and effective carrier mobility of GeSn P-MOSFETs, 




, which is the 
typical value of the state-of-the-art Si MOSFET when the device is in the ‘on’ state.  
Low-temperature Si2H6 passivation in this work enables the realization of GeSn P-
MOSFETs with the smallest S and highest hole mobility reported so far. 
 
 
Fig. 4.9. Low temperature Si2H6 passivation in this work enables the realization of 




























































































































4.3 Negative Bias Temperature Instability Study of Si2H6 
Passivated GeSn P-MOSFETs  
The phenomenon of negative bias temperature instability (NBTI) has been 
known since 1966 [122].  It has been a persistent reliability concern for CMOS 
technology for generations because of increased gate electric field due to the scaling 
of CET as well as increased chip operating temperature [123].  For a P-MOSFET 
operated at strong inversion regime, as shown in Fig. 4.10, NBTI results from 
creation of both interface trap states (Dit) and oxide trapped charges (Dot) by a 
negative bias at elevated temperature.  As a result, transistors exhibit changes in 
electrical characteristics over time [124],[125].  A typical observation is the shift of 
the threshold voltage.  It depends on temperature, oxide electric field and stress time, 
and can expressed by  
/ox AE E kT n
THV Ae e t
   ,                                     (4.2) 
where A is a constant, γ the electric field factor,  Eox  is the oxide electrical filed, EA 
the activation energy and n the time exponent.  The shift of threshold voltage is also 
accompanied by the degradation of mobility, drive current and transconductance. 
 
Fig. 4.10. The schematic showing the mechanism of NBTI under stress due to creation 









Although GeSn P-MOSFETs have been demonstrated with different surface 
passivation techniques and high-k dielectrics, there has been no study on the NBTI 
reliability of GeSn P-MOSFETs so far.  In Section 4.2, we demonstrated that the low 
temperature Si2H6 passivation is a promising option to realize high performance GeSn 
P-MOSFETs.  In this Section, the first investigation of NBTI study on GeSn P-
MOSFETs with Si2H6 passivation was further performed.  The transistors show 
excellent NBTI reliability with small shift of VTH, and negligible degradation of S and 
peak transconductance.  
4.3.1 NBTI Characterization Method 
NBTI stress measurement was performed using the measure-stress-measure 
technique [125].  The set-up for the observation of NBTI degradation is schematically 
depicted in Fig. 4.11.  The source, drain and substrate contacts were grounded, while 
the gate was negatively biased.  Devices were stressed with several gate overdrive 
conditions, and up to 1000 s of stress time.  Due to the symmetry of source and drain, 
no channel hot carriers were generated.  For channel material with small bandgap, the 
source and drain junction leakage is usually high.  If only the drain current is traced, 
the effect of gate stack quality degradation on the electrical characteristics of a 
transistor, i.e. off-state leakage current and subthreshold swing, could be masked by 
the high junction leakage current.  Therefore, in this study, stress was interrupted at 
various stress durations, and source current as a function of gate voltage was 




Fig. 4.11. The set-up for NBTI measurement.  The gate was negatively biased while the 
source, drain and substrate contacts were grounded.  Gate stress voltage was applied at room 
temperature, and source current as a function of gate voltage was measured at different stress 
durations.  Due to the symmetry of the source and drain, no channel hot carriers are generated. 
 
4.3.2 Results and Discussion 
Shown in Fig. 4.12 are the IS-VGS curves at linear region (VDS = -0.05 V) of a 
GeSn P-MOSFET measured under VGS stress of -2.0 V for various stress durations.  
The transistor has gate width of 100 µm and gate length of 7 µm.  Very small 
degradation in off-state leakage current and S after 1000 s stress was observed.  As 
illustrated in Equation 4.1, the S of a transistor depends strongly on the number of 
interface trap density near the mid-gap which is swept across when the P-MOSFET 
goes from accumulation to inversion.  The small change in S indicates that few 












Fig. 4.12. IS-VGS curves at VDS of -0.05 V of a GeSn P-MOSFET measured after VGS 
stress of -2.0 V for various stress durations.  Very small degradation in off-state leakage 
current and S after 1000 s stress was observed, indicating that very few interface traps were 
generated near the conduction band and mid-gap during NBTI stress. 
 
Fig. 4.13. The threshold voltage shift ΔVTH as a function of stress time at two different 
stress voltages shows power law dependence on time.  
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Fig. 4.13 shows the VTH shift ΔVTH of GeSn P-MOSFETs as a function of 
stress time with two gate stress voltages.  VTH was extracted at a constant current of 
10
-5
 A.  The VTH measured at different stress voltages shifts toward the negative 
direction, indicating that positive charges were generated during the stress.  In 
addition, ΔVTH shows power law dependence on time, as predicted by the Equation 
4.2.  The time exponent n of the VTH shift under VGS stress of -2 and -2.5 V is 0.22 and 
0.18, respectively.  The time exponent is not strongly dependent on the magnitude of 
the stress voltage, which suggests that few oxide traps were generated in the range of 
stress biases used for this study [126].  This is consistent with the negligible 
hysteresis observed in the inversion C-V characteristics of a GeSn P-FET, as shown in 
the Fig. 4.14.  
 
Fig. 4.14. Negligible hysteresis was observed in the inversion C-V characteristics of a 
GeSn P-MOSFET measured at frequency of 100 kHz. This indicates excellent gate dielectric 
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The P-MOSFET threshold voltage is given by 
(2 )






      ,                                   (4.3) 
where ΦMS is the work function difference between the gate and channel material, ΦF 
is the Fermi potential, QS is the semiconductor charge density, Qox is the positive 
oxide charge density, Cox is the oxide capacitance per unit area.  Qit, shown to be 
dependent on the surface potential, is given by  
it it itQ qD E qN   ,                                           (4.4) 
where ΔE is the energy range over which interface traps are active. 
Since neither gate nor substrate doping density nor oxide thickness changes 
during stress, the shift of threshold voltage should be due to change in Qox and Qit  
( )ox it ox it
TH
ox ox
Q Q q N N
V
C C
     
     .                        (4.5)   
 
Fig. 4.15. Band diagram of the GeSn P-MOSFET channel showing the occupancy of 
interface traps and various charge polarities with net positive interface trap charges at 
inversion.  Each of the small horizontal line represents an interface trap.  It is either occupied 













Interface traps are electrically active defects with an energy distribution 
throughout the GeSn bandgap. They act as generation/recombination centers and 
contribute to increased leakage current as well as reduced mobility, drain current, and 
transconductance.  Since the electrons or holes occupy interface traps, they become 
charged and contribute to threshold voltage shift.  The surface potential dependence 
of the occupancy of interface traps of a GeSn P-MOSFET is illustrated in Fig. 4.15.   
In this band diagram, the charge neutrality level ECNL of GeSn is drawn to be 
close to the valence band EV as researchers reported that ECNL of Ge lies around 0.09 
eV above the valence band [127].  For simplicity, we assume that interface traps 
located above ECNL are acceptor-like, and donor-like for those located below ECNL.  
Therefore, for a GeSn P-MOSFET at strong inversion as shown in Fig. 4.15, with 
electrons occupying states below the Fermi energy, the states above the ECNL are 
neutral (unoccupied acceptors designated by “0”).  The states between EV and EF are 
also neutral (occupied donors designated by “0”).  However, the fraction of interface 
traps between the Fermi level and ECNL is unoccupied donors, leading to positively 
charged interface traps (designated by “+”).  As a result, interface traps in GeSn P-
MOSFETs generated during NBTI stress are positively charged at strong inversion, 
leading to negative threshold voltage shift [128],[129]. 
Oxide charges can consist of various entities, including mobile charges, oxide 
trapped charges, i.e., electrons and/or holes, and fixed charges.  Oxide charges are 
located within the oxide and may communicate with the conduction and valence 
bands of the channel material.  However, it is generally believed that hole trapping is 
the dominant mechanism and that the hole traps or their precursors may exist in the 
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insulator prior to the stress [124].  The traps are positively charged when occupied by 
holes and neutral when unoccupied. 
M. F. Li et al. demonstrated that there are two degradation components under 
stress: a ΔVTH
ox 
component caused by oxide trapped charges, and a ΔVTH
it 
due to 
interface trap generation [130].  The former component has a power law slope of 
~0.05, and the later has a slope of ~0.17.  The power low slope of GeSn P-MOSFETs 
under NBTI stress in this study is ~0.18-0.22, which is close to 0.17.  The time delay 
between stress and measurement in this expeiremnt is 3 ms.  This indicates that the 
dominant degradation mechanism could be the generation of interface traps.   
Shown in Fig 4.16 is the transconductance at linear region GM, Lin as a function 
of VGS measured under NBTI stress of -2.0 V for various stress durations.  Since the 
peak GM, Lin is strongly affected by Dit near the valence band of GeSn, very small 
degradation in peak GM, Lin suggests that few interface traps were generated near GeSn 
valence band. 
 
Fig. 4.16. Very small degradation in peak GM, Lin suggests that few interface traps were 
generated near the GeSn valence band under NBTI stress. 



































4.4 Towards High Performance Ge1-xSnx and In0.7Ga0.3As CMOS: 
Common Gate Stack Featuring Sub-400 ºC Si2H6 Passivation, Single 
TaN Metal Gate, and Sub-1.75 nm CET. 
As discussed previously, InGaAs and GeSn, due to their high electron 
mobility and high hole mobility, respectively, would be a good combination as 
alternative channel materials to replace strained silicon for high performance and low 
power CMOS application beyond 11 nm technology node.  In addition, low 
temperature Si2H6 treatment could effectively passivate both InGaAs and GeSn 
surfaces.  For cost-effective integration in CMOS fabrication, a common surface 
passivation and gate stack formation process is preferable.  In this Section, we 
demonstrate low-temperature Si2H6 treatment as a common passivation technique for 
In0.7Ga0.3As N-MOSFETs and Ge0.97Sn0.03 P-MOSFETs.  In addition, a common gate 
stack formation process, featuring ALD-deposited HfO2 and single TaN metal gate, 
was also incorporated.  The Ge0.97Sn0.03 P-MOSFET and In0.7Ga0.3As N-MOSFET 
show drive currents of ~65 and ~131 µA/µm, respectively, at |VDS| and |VGS-VTH| of 1 





Ge0.97Sn0.03 P-MOSFETs and In0.7Ga0.3As N-MOSFETs show hole and electron 
mobilities of ~230 and ~495 cm
2




, hole and 
electron mobility values of ~346 and ~705 cm
2
/V·s were achieved.  Symmetric VTH 
was realized by choosing a metal gate with mid-gap work function, and CET of less 









Fig. 4.17. Key highlights of the common gate stack technology for Ge0.97Sn0.03 P-
MOSFETs and In0.7Ga0.3As N-MOSFETs. Channel materials were selected for scaling up 




Fig. 4.18. Band alignments of the GeSn P-MOSFET and InGaAs N-MOSFET 
operating in the strong inversion regime.  Si2H6 passivation technique was used to achieve 
high interface quality, transport carrier confinement, and low gate leakage current. 






(sub-1.75 nm)  
Single Metal for Symmetric VTH
TaN
High Indium 





























4.4.1  Design Concept of TaN/HfO2/SiO2/Si Stack on InGaAs and GeSn 
Key features of the novel gate stack technology are shown in Fig. 4.17.  First, 
Ge0.97Sn0.03 and In0.7Ga0.3As were chosen as the channel materials for P- and N-
MOSFETs, respectively.  Second, low CET for high-performance transistors was 
realized by introducing HfO2 with high permittivity (~20) in this work.  
 Third, sub-400 °C Si2H6 treatment was used to passivate the interface 
between the gate dielectric and the channel.  Fig. 4.18 illustrates the band alignments 
of the Si2H6-passivated GeSn P-MOSFET and InGaAs N-MOSFET operating in the 
strong inversion regime.  The ~0.5 eV valence band offset (ΔEV) at the Si/Ge0.93Sn0.03 
interface confines the flow of holes in the Ge0.93Sn0.03 channel, and ~0.6 eV 
conduction band offset (ΔEC) at the Si/In0.7Ga0.3As interface confines the electron 
flow in the In0.7Ga0.3As channel.  The values of ΔEV and ΔEC were obtained by 
calculation without the consideration of the strain effect between Si and Ge0.97Sn0.03 
or In0.7Ga0.3As [131].  Insertion of a Si layer provides high-quality Si/In0.7Ga0.3As and 
Si/Ge0.93Sn0.03 interfaces and, at the same time, moves the interface traps further away 
from the channel, leading to reduced carrier scattering.  In addition, an ultra-thin 
interfacial SiO2 formed due to oxidation of part of the Si layer helps to reduce the 
gate leakage current because of the larger tunneling barrier height for both holes and 
electrons as compared with HfO2 alone.  
Last, a single metal gate material (TaN) with a work function of ~4.6 eV was 
chosen to achieve symmetric VTH, as shown in the plot of calculated flat-band voltage 




Fig. 4.19. Symmetric VTH can be achieved by using a single TaN metal gate with mid-
gap work function, as illustrated by the calculated flat-band voltage VFB as a function of ΦM 




Table 4.1. Parameters used in the calculation of flat-band voltage VFB as a function of 
metal work function ΦM shown in Fig. 4.19. 



































































effect of fixed charges and bulk charges in the gate oxide is not considered.  The VFB 
of GeSn P-MOSFETs GeSn
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     ,              (4.6) 
where 
tV is the thermal voltage, 
GeSn  is the electron affinity, GeSnGE is the bandgap, 
GeSn
dN is the channel doping concentration, and 
GeSn
in is the intrinsic carrier 
concentration for GeSn.  
The VFB of InGaAs N-MOSFETs 
InGaAs
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     ,              (4.7) 
where InGaAs  is the electron affinity, InGaAsGE is the bandgap, 
InGaAs
dN is the channel 
doping concentration, and InGaAs
in is the intrinsic carrier concentration for InGaAs.  
Detailed parameters used in the calculation are shown in Table 4.1. 
4.4.2 Device Fabrication 
The process flow for fabricating GeSn P-MOSFETs and InGaAs N-
MOSFETs is shown in Fig. 4.20.  For all steps of common gate stack formation, the 
GeSn and InGaAs wafers were process together.  Details of the gate stack formation 
process have been discussed in Section 4.2 of this Chapter.  All steps were performed 




Fig. 4.20. The process flow for fabricating GeSn P-MSOFETs and InGaAs N-
MOSFETs. In all steps of common gate stack formation highlighted in blue, the GeSn and 
InGaAs wafers were process together. 
 
4.4.3 Electrical Characterization 
ID-VGS curves in Fig. 4.21 (a) show the good transfer characteristics of a 
Ge0.97Sn0.03 P-MOSFET and an In0.7Ga0.3As N-MOSFET with subthreshold swing S 
of 156 and 102 mV/decade, respectively.  The VTH of the P- and N-MOSFETs is well-
tuned and near 0 V.  ID-VDS output characteristics of the same pair of transistors are 
plotted in Fig. 4.21 (b).  Excellent saturation and pinch-off characteristics were 
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observed.  The GeSn P-MOSFET and N-MOSFET InGaAs show drive currents of 
~65 and ~131 µA/µm, respectively, at |VDS | and |VGS-VTH| of 1 V for a LG of 4 µm.  
The high drive currents achieved can be attributed to the good gate stack interface 
quality and the small CET. 
The gate leakage current was measured by grounding the source and drain and 





 at a gate bias of VTH±1 V was measured for both GeSn and InGaAs 
devices (Fig. 4.22).  Although the inserted SiO2 has smaller permittivity than HfO2, 
the tunneling barrier seen by both electrons and holes is much higher for SiO2 than 
for HfO2.  The low leakage current density indicates the potential for further scaling 
of the CET.  This can be done by scaling down the HfO2 thickness during ALD 
deposition.  
Fig. 4.23 shows the eff of Ge0.97Sn0.03 P-MOSFETs and In0.7Ga0.3As N-
MOSFETs as a function of inversion carrier density Ninv.  eff was extracted by using 





, Ge0.97Sn0.03 P-MOSFETs and In0.7Ga0.3As N-MOSFETs show hole 
and electron mobilities of ~ 230 and ~495 cm
2





hole and electron mobility values of ~346 and ~705 cm
2
/V·s were achieved.      It is 
worth pointing out that the extracted eff by split C-V could appreciably underestimate 
the actual mobility of mobile carriers in the channel, especially for InGaAs 




Fig. 4.21. (a) ID-VGS curves showing well-behaved transfer characteristics of an InGaAs 
N-MOSFET and a GeSn P-MOSFET.  The VTH is symmetric and well-tuned to around 0 V.  
(b) ID-VDS output characteristics of the same pair of transistors in (a), showing excellent 
saturation and pinch-off characteristics.  Very high drive currents were achieved at a gate 
length LG of 4 µm, attributed to the excellent interface quality due to Si2H6 passivation and 
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Fig. 4.22. Gate leakage current was measured by grounding the S/D and applying 




 at a gate bias of VTH±1 V was 
obtained for both InGaAs and GeSn devices, indicating the potential for further scaling of the 
CET.  The low gate leakage current is attributed to the higher tunneling barrier height seen by 
both electrons and holes for SiO2 than for HfO2.   
obtained by integrating the measured inversion C-V curves could be much larger than 
the number of actual mobile carriers flowing in the channel [109].    
Fig. 4.24 shows the peak extrinsic transconductance Gm,ext measured at a |VDS| 
of 0.6 V as a function of gate length.  Peak Gm,ext values scale well with the gate 
length for both GeSn P-MOSFETs and InGaAs N-MOSFETs.  In addition, InGaAs 
N-MOSFETs exhibit more than 2 times higher peak Gm,ext than GeSn P-MOSFETs.  
This is due to the higher effective carrier mobility of the InGaAs channel than that of 































































Fig. 4.23. Effective carrier mobility eff versus inversion carrier density Ninv of GeSn P-
MOSFETs and InGaAs N-MOSFETs extracted by split C-V method.  Hole and electron 
mobility values of ~230 and ~495 cm
2




 for GeSn P-
MOSFETs and InGaAs N-MOSFETs, respectively. 
 
Fig. 4.24. The peak Gm,ext values scale well with the gate length for both GeSn P-
MOSFETs and InGaAs N-MOSFETs.  InGaAs N-MOSFETs have 2 times higher peak Gm,ext  
than GeSn P-MOSFETs due to the higher effective carrier mobility. 




















































































In this Chapter, the dependence of device performance on different surface 
passivation techniques was studied.  Better interface quality between 
HfO2/Ge0.958Sn0.042 was achieved by employing low-temperature Si2H6 passiavtion.  
GeSn P-MOSFETs with Si2H6 passiavtion exhibit smaller subthreshold swing, higher 
transconductance, and effective carrier mobility as compared with (NH4)2S-
passivated devices.  
NBTI measurement was then performed to investigate the reliability of Si2H6-
passivated GeSn P-MOSFETs.  Excellent NBTI reliability was achieved with very 
small VTH shift as well as negligible degradation of S and peak transconductance.  The 
extracted power law slope of ~0.18 indicates that generation of oxide trapped charges 
is the dominant degradation mechanism under NBTI stress. 
Finally, we demonstrated a common gate stack technology comprising sub-
400 ºC Si2H6 passivation and TaN/HfO2 gate stack for InGaAs and GeSn CMOS 
devices.  When integrated with In0.7Ga0.3As for N-MOSFETs and compressively 
strained Ge0.97Sn0.03 for P-MOSFETs, symmetric VTH, low gate leakage, and very high 
drive current were achieved. This common gate stack technology is promising for 








Performance Enhancement for GeSn P-Channel 
Metal-Oxide-Semiconductor Field-Effect 




In Chapter 4, low temperature Si2H6 passivation has been developed to 
achieve a thermodynamically stable high-k/Ge1-xSnx interface with low interface trap 
density Dit.  In addition, small capacitance equivalent thickness (CET) with low gate 
leakage current was realized by incorporation of the HfO2 gate dielectric and TaN 
metal gate.  However, all reported Ge1-xSnx channel p-channel metal-oxide-
semiconductor field-effect transistors (P-MOSFETs) reported has so far been for (100) 
surface orientation [27]-[29].  It is well known that the choice of optimal crystal 
surface orientation for drive current improvement is also important, and this has been 
well investigated for Si [63],[133],[134] and Ge MOSFETs [65],[135].  To explore 
the full potential of Ge1-xSnx as a P-MOSFET channel material, it is necessary to 
investigate the performance of Ge1-xSnx P-MOSFETs with other surface orientations.  
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In addition, all efforts made for Ge1-xSnx P-MOSFETs have been for transistors with 
gate length LG larger than 2 µm.    
In this Chapter, two techniques were explored to enhance the drive current of 
Ge1-xSnx P-MOSFETs.  Section 5.2 investigates the dependence of carrier mobility 
and drive current IDsat of Ge0.958Sn0.042 P-MOSFETs on surface orientations.  
Ge0.958Sn0.042 P-MOSFETs with implantless NiGeSn metal source/drain (S/D) were 
fabricated on (100)- and (111)-oriented Ge0.958Sn0.042 substrates.  The channel 
orientations for (100)- and (111)-oriented Ge0.958Sn0.042 P-MOSFETs are [110] and 
[112] , respectively.  We found that, with similar S/D series resistance RSD and 
subthreshold swing S, Ge0.958Sn0.042 P-MOSFETs with (111) surface orientation show 
higher effective hole mobility, IDsat, and peak intrinsic transconductance Gm,int than 
Ge0.958Sn0.042 P-MOSFETs with (100) orientation.  Section 5.3 discusses the world’s 
first short channel Ge0.95Sn0.05 P-MOSFETs with LG down to 200 nm.  Drive current 
of ~680 µA/µm was achieved at VDS of -1.5 V and VGS-VTH of -2 V, with peak Gm,int of 






5.2 Ge0.958Sn0.042 P-MOSFETs Fabricated on (100) and (111) 
Surface Orientations with Sub-400 ˚C Si2H6 Passivation 
5.2.1 Device Fabrication 
The process flow for fabricating Ge0.958Sn0.042 P-MOSFETs is shown in Fig. 
5.1.  A Ge0.958Sn0.042 film with a thickness of ~10 nm was epitaxially grown on n-type 
Ge(100) and Ge(111) substrates using a solid-source molecular beam epitaxy (MBE) 
system at 180ºC.  The substitutional Sn composition is 4.2%.  Phosphorus well 




, and was 
activated at 450 ºC for 180 s to convert the as-grown Ge0.958Sn0.042 from p-type to n-
type.  A cyclic clean was used for pre-gate cleaning, which involves treating the 
wafers with deionized water followed by hydrofluoric (HF) acid (HF:H2O = 1:50) in 
each cycle.  The Ge0.958Sn0.042 substrates were then immediately loaded into an ultra-
high vacuum tool equipped with a high-vacuum transfer module (base pressure of 
~1×10
-7 
Torr).  SF6 plasma treatment was first done at 300 °C for 50 s in one chamber 
to remove any native oxide that may have been formed.  Next, without breaking 
vacuum, Si2H6 treatment was carried out in a second chamber at 370 °C for 120 
minutes at a flow rate of 10 sccm to form a high-quality Si passivation layer.  
 This was followed by deposition of ~4.5 nm-thick HfO2 at 250 °C in an 
atomic layer deposition (ALD) tool using tetrakis [dimethylamido] hafnium and H2O 
as precursors, and N2 as the carrier gas.  TaN metal and SiO2 hardmask were then 
sputtered.  After gate lithography, a F-based plasma etch was used for gate definition.  




Fig. 5.1. The process flow for fabricating Ge0.958Sn0.042 P-MOSFETs.  Two splits of 
substrate surface orientations were introduced: Ge0.958Sn0.042 on Ge(100) or Ge(111).  All 
steps were performed by the author except for the Ge0.958Sn0.042 growth. 
 
S/D regions) and a portion of the gate pad.  10 nm-thick Ni was sputter-deposited, 
and a 350 °C 30 s rapid thermal anneal (RTA) formed NiGeSn metallic S/D regions.  
Finally, to complete the device fabrication, excess Ni was selectively removed. 
5.2.2 Material Characterization 
High-resolution transmission electron microscope (HRTEM) images of 
TaN/HfO2/SiO2/Si stack on Ge0.958Sn0.042 substrates with (100) and (111) surface 
orientations are shown in Fig. 5.2 (a) and (b), respectively.  A uniform and ultra-thin 
SiO2/Si interfacial layer were observed for both surface orientations:  The 
Ge0.958Sn0.042 surface was fully covered with a very thin (~ a few monolayers) and 
uniform Si layer from the Si2H6 treatment, and part of the Si  
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Fig. 5.2. High resolution cross-sectional TEM images of the TaN/HfO2/SiO2/Si stack 
on (a) (100)-oriented and (b) (111)-oriented Ge0.958Sn0.042 surfaces, respectively.  A uniform 
and ultra-thin SiO2/Si interfacial layer between the HfO2 and Ge0.958Sn0.042 was formed.   
 
layer was oxidized during the subsequent thermal process.  In addition, the HfO2 
remains amorphous after device fabrication. 
To investigate the effect of Si2H6 passivation on the interfacial chemical 
bonding characteristics between the high-k gate dielectric and Ge0.958Sn0.042, samples 
with ~2 nm of HfO2 formed on Ge0.958Sn0.042 surfaces with and without Si2H6 
passivation were prepared for XPS analysis.  Fig. 5.3 (a) and (b) show the Ge 2p3/2 
and Sn 3d5/2 core level spectra, respectively, of (100)-oriented Ge0.958Sn0.042 sample 
without Si2H6 passivation.  Fig. 5.3 (c) and (d) show the Ge 2p3/2 and Sn 3d5/2 core 
level spectra, respectively, of (100)- and (111)-oriented Ge0.958Sn0.042 samples with 
Si2H6 passivation.  Obvious suppression of the Ge-O bond and Sn-O bond by the 
Si2H6 passivation was observed.  The binding energy of Ge-O bond is in the range of 
~1220-1221.5 eV, and that of Sn-O bond is ~486.7 eV.  Although there might be a 
weak Ge-O peak for the Si2H6-passivated Ge0.958Sn0.042 surfaces, both Ge-O and Sn-O 














Fig. 5.3. (a) Ge 2p3/2 and (b) Sn 3d5/2 core level spectra of (100)-oriented Ge0.958Sn0.042 
sample without Si2H6 passivation show high intensity of Ge-O and Sn-O peaks.  Si2H6 
passivation can effectively suppress the formation of Ge-O and Sn-O bonds for both (100)- 
and (111)-oriented Ge0.958Sn0.042 surfaces, as shown in (c) and (d).  Part of the Si layer was 
oxidized during the subsequent HfO2 dielectric deposition process, as indicated by the 
existence of the Si-O peak in the Si 2p spectra shown in (e). 

















































































In addition, examination of the Si 2p spectra in Fig. 5.3 (e) reveals the formation of 
Si-O bond in the Si2H6-passivated sample, suggesting that part of the Si layer was 
oxidized during the subsequent HfO2 dielectric deposition process.   
5.2.3 Electrical Characterization 
ID-VGS curves in Fig. 5.4 show transfer characteristics of the Ge0.958Sn0.042 P-
MOSFETs with (100) and (111) surface orientations.  Both transistors have a LG of 
3.5 µm.  Similar subthreshold swing S of ~130 mV/decade was observed, indicating 
similar mid-gap interface trap density Dit for the two orientations.  The mid-gap Dit 








 for (100)- and (111)-
oriented Ge0.958Sn0.042 P-MOSFETs, respectively, by room temperature charge 
pumping method [Fig. 5.5].   Details of the extraction method have been described in 
Section 3.3 of Chapter 3.  This S is the smallest value reported so far for  
 
Fig. 5.4. ID-VGS curves showing excellent transfer characteristics of Ge0.958Sn0.042 P-
MOSFETs with (100) and (111) surface orientations.  Similar S was observed, indicating 
similar mid-gap interface trap density. 
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 for (100)- 
and (111)-oriented Ge0.958Sn0.042 P-MOSFETs, respectively, by room temperature charge 
pumping measurement.  
 
Ge0.958Sn0.042 channel P-MOSFETs.  This value is still higher than that of the best 
reported Ge P-MOSFET.  It could possibly be reduced by optimizing the Si2H6 
passivation module, e. g. passivation temperature and duration, but this has not been 
explored yet.  The threshold voltage of (111) surface-orientation devices is slightly 
left-shifted as compared with that of the (100) surface-orientation ones, as indicated 
in Fig. 5.6 which shows VTH values of a large set of transistors as a function of LG.  
This could be due to more positive fixed charges at the high-k/Ge0.958Sn0.042 interface 

























































Fig. 5.6. The VTH values of Ge0.958Sn0.042 P-MOSFETs on the (111) substrate are left-
shifted as compared with those of transistors on the (100) substrate. This could be due to 
more positive fixed charges at the high-k/GeSn interface for the (111)-oriented devices. 
 
Fig. 5.7. Inversion C-V characteristics measured at a frequency of 100 kHz.  The CET 
is extracted to be ~1.8 nm based on the inversion capacitance value.  Slightly larger inversion 
capacitance was observed for (111)-oriented transistor as compared with the (100)-oriented 
one. 












































































Inversion C-V characteristics measured at a frequency of 100 kHz are shown 
in Fig. 5.7.  The capacitance equivalent thickness (CET) is extracted to be ~1.8 nm 
based on the inversion capacitance value.  Slightly larger inversion capacitance was 
observed for the (111)-oriented Ge0.958Sn0.042 P-MOSFET as compared with the 
(100)-oriented one.  The inversion capacitance was determined by three parameters. 
First, the HfO2 thickness.  Since the HfO2 deposition for samples with both 
orientations was done in the same run, the HfO2 thickness of the two samples should 
be the same.  Second, the thickness of SiO2/Si interfacial layer which was formed due 
to the Si2H6 passivation and oxidation of part of the Si passivation layer.  In Fig. 5.3 
(e), the stronger intensity of Si-O bond for (111)-oriented Ge0.958Sn0.042 sample could 
indicate a thicker SiO2/Si interfacial layer formed on the Ge0.958Sn0.042 surface with 
(111) orientation.  Third, the inversion charge centroid which describes the shift of 
the inversion charges away from the oxide-semiconductor interface due to the 
quantum confinement.  
To study the dependence of the inversion charge centroid on the surface 
orientations of Ge0.958Sn0.042, simulation was performed using Nextnano.  Shown in 
Fig. 5.8 is the inversion hole density as a function of distance from the channel 
surface for Ge0.958Sn0.042 P-MOSFETs with (100) and (111) surface orientations.  It 
clearly shows that the inversion charge centroid is closer to the Ge0.958Sn0.042 channel 
surface for the (111)-oriented Ge0.958Sn0.042 P-MOSFET at an inversion carrier 





Fig. 5.8. Simulation shows that Ge0.958Sn0.042 P-MOSFET with (111) orientation has 





.  This is due to larger density of states for (111)-oriented Ge0.958Sn0.042. 
 
 
Fig. 5.9. ID-VDS characteristics show that (111)-oriented Ge0.958Sn0.042 P-MOSFET has 
13% enhancement in drive current over the (100)-oriented device at a gate over drive of -0.6 






























































































| = 0.6 V
       |Step| = 0.2 V
108 
 
The second and third parameters are the competing ones.  Although (111)-
oriented Ge0.958Sn0.042 substrate has a thicker SiO2/Si interfacial layer, its inversion 
charge centroid is closer to the Ge0.958Sn0.042 surface as compared with the (100)-
oriented one. The overall effect is that Ge0.958Sn0.042 P-MOSFET with (111) 
orientation has a slightly larger inversion capacitance. 
Fig. 5.9 shows the ID-VDS curves of the same pair of devices in Fig. 5.4.  Both 
transistors show good pinch-off and saturation characteristics.  IDsat is 13 % higher for 
(111) orientation than for (100) orientation at a gate overdrive of -0.6 V and VDS of -
0.9 V.  
Next, the impact of RSD and carrier mobility on IDsat difference was evaluated.  
Large numbers of transistors were measured with LG ranging from 3.5 to 20.5 µm.  
Shown in Fig. 5.10 is the total resistance RTotal extracted at a gate overdrive of -1.2 V 
and VDS of -0.1 V as a function of LG.  From the RTotal versus LG plot, the intercept of 
a fitted line with the y-axis yields the value of RSD.  RSD values of ~5.5 and ~5.8                             
kΩ·µm were obtained for (100)- and (111)-oriented surfaces, respectively.  The high 
RSD values could be due to the high contact resistance between NiGeSn and GeSn 
[136].  As reported in Ref. 136, the contact resistivity of NiGeSn/Ge0.947Sn0.053 is 
1.610-5 Ω·cm2.  The NiGeSn contact formation recipe used in this work is the same 
as that in Ref. 136.  This value is quite high as compared with the requirement for 
logic application well beyond the 11-nm technology node, i. e. in the order of 10
-8
 





Fig. 5.10. Total resistance RTotal as a function of gate length at VGS-VTH of -1.2 V and 
VDS of -0.1 V.  Experimental data points are plotted using circles or triangles.  Fitted lines are 
drawn using solid lines.  Similar series resistance was observed for devices with two different 
surface orientations.  (111)-oriented devices exhibit a smaller ΔRTotal/ΔLG slope, indicating 
higher carrier mobility.  
 
The slope of ΔRTotal/ΔLG as a function of LG is related to the effective hole 
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where Weff is the channel width and Qinv is the inversion charge density [137].  The 
smaller ΔRTotal/ΔLG for devices on (111)-oriented substrate indicates an 18% 
enhancement in mobility as compared with devices on (100)-oriented surface.   
eff as a function of inversion carrier density Ninv is further extracted by split 
C-V method, as shown in Fig. 5.11.  eff was extracted based on a total resistance 
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slope-based approach.  Higher eff was observed for the (111)-oriented Ge0.958Sn0.042 









 for (100)- and (111)-oriented 
Ge0.958Sn0.042 P-MOSFETs are 226 and 270 cm
2
/V·s, respectively.  This gives ~19 % 
higher mobility for Ge0.958Sn0.042 P-MOSFETs with (111) surface orientation than 
with (100) surface orientation, consistent with the result shown in Fig. 5. 10. 
 
Fig. 5.11. eff as a function of Ninv extracted by split C-V method.  Higher eff was 





for (100)- and (111)-oriented Ge0.958Sn0.042 P-MOSFETs are 226 and 270 cm
2
/V·s, 
respectively.  This gives ~19 % higher mobility for Ge0.958Sn0.042 P-MOSFETs with (111) 
surface orientation than with (100) surface orientation, constant with the result shown in Fig. 
5. 10. 
 
















































A similar trend was predicted in Ref. [138], where Monte Carlo simulation 
was done to obtain the mobility of (100)- and (111)-oriented bulk Ge under biaxial 
compressive strain, accounting for scattering from inelastic acoustic and optical 
phonons.  A ~15% increase of hole mobility was observed in Fig. 3 of Ref. 138 for 
(111)-oriented Ge surface as compared with the (100)-oriented one at 0.5 to 1.0% 
biaxial compressive strain.  The data of the (100)- and (111)-oriented surfaces is 
reproduced in Fig. 5.12.  In our experiment, the 10 nm-thick Ge0.958Sn0.042 channel 
has a Sn composition of 4.2%, and it is under 0.6% biaxial compressive strain. 
 
Fig. 5.12. Monte Carlo simulation in Ref. 138 predicts ~15% increase of hole mobility 
for (111)-oriented Ge surface as compared with the (100)-oriented one at 0.5 to 1.0% biaxial 
compressive strain (Data reproduced from Fig. 3 of Ref. 138).  Scattering from inelastic 
acoustic and optical phonons was accounted for. 
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Peak intrinsic transconductance, Gm,int, was extracted at VDS of -1 V for a large 










                                                     
(5.2) 
where Gm,ext is the measured extrinsic transconductance and RSD is the value extracted 
in Fig. 5.10.  Shown in Fig. 5.13 is the peak Gm,int  at VDS of -1 V as a function of LG.  
Although there is some scatter in the data, the (111)-orientation devices clearly have a 
higher peak Gm,int.   
 
Fig. 5.13. The plot of peak Gm,int at VDS of -1.0 V as a function of LG clearly shows that 
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5.3 Fabrication and Characterization of Short channel Ge0.95Sn0.05 
P-MOSFETS 
5.3.1 Device Fabrication  
The process flow for fabricating the world’s first Ge0.95Sn0.05 short channel P-
MOSFET is shown in Fig. 5.14 (a).  To control the short channel effects, n-type 





was used as the starting substrate.  An unintentionally doped Ge0.95Sn0.05 film with a 
thickness of 30 nm was grown by MBE at a temperature of 180 ˚C.  Sn composition 
was further increased to 5% to scale up the hole mobility.  After the phosphorus well 




, the dopants were 
activated by rapid thermal annealing at 400 ˚C for 5 minutes.   Following that, gate 
stack formation, including pre-gate cleaning, Si2H6 passivation, HfO2 deposition and 
TaN deposition, was done using the same recipes discussed in Section 2 of this 
Chapter.  
A fine gate pattern using single layer NEB-22 is defined by E-beam 
lithography and followed by the gate etching using Cl-based gas.  The halo implant 




 with a tilt angle of 
15 ˚.  This was followed by BF2
+





.  SiON spacer formation was then done comprising the SiON 
deposition by plasma enhanced chemical vapor deposition (PECVD) and the F-based 





Fig. 5.14. (a) Process flow for fabricating short channel Ge0.95Sn0.05 P-MOSFET, with a 
schematic of the completed device structure shown in (b).  Advanced modules, such as halo 
implant and S/D extension implant, were introduced to control the short channel effects. 
Pre-gate Cleaning by DHF
Ge0.95Sn0.05 Grown on Ge(100) by MBE
Native Oxide Removal by SF6 Plasma
Si2H6 Passivation
HfO2/TaN Stack Deposition
Gate Patterning and Etch
Arsenic Halo Implant
Energy: 80 keV, Dose: 5 1013 cm-2, 15º tilt 
BF2
+ S/D Extension Implant
Energy: 10 keV,  Dose: 5 1014 cm-2
Spacer Formation
B Deep S/D Extension Implant
Energy: 9 keV,  Dose: 2 1015 cm-2
Dopant Activation
RTP: 500 ˚C, 60 s
NiGeSn Metallization
(a) Process Flow for Short Channel     
Ge0.95Sn0.05 P-MOSFET Fabrication
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Fig. 5.15. Top-view SEM image showing a completed short channel Ge0.95Sn0.05 P-
MOSFET with source, drain and gate pads.  The transistor has gate width of 50 µm.  The 






, all dopants were then activated by RTA at 500 ˚C for 60 s.  
Finally, NiGeSn metallic S/D was formed to complete the transistor fabrication.  Top-
view SEM image in Fig. 5.15 shows a completed short channel Ge0.95Sn0.05 P-
MOSFET, with the inset showing the gate length of 200 nm. 
5.3.2 Electrical Characterization 
Plots of ID and extrinsic transconductance Gm,ext versus VGS for a Ge0.95Sn0.05 
P-MOSFET with LG of 200 nm are shown in Fig. 5.16 (a).  This device has the 
shortest LG reported so far for Ge1-xSnx P-MOSFETs.  Decent transfer characteristics 
were observed.  Gm,ext was measured to be 295 µS/µm at VDS of -0.6 V.  The extracted 
S is affected by the high off-state current, resulting from the high junction leakage 
current due to the small band gap of Ge0.95Sn0.05.  To improve the drain induced 










Fig. 5.16. (a) ID-VGS and Gm,ext-VGS curves of a Ge0.95Sn0.05 P-MOSFET with LG of 200 
nm.  Decent transfer characteristics were observed.  Improvement in subthreshold swing, 
Ion/Ioff ratio, and DIBL can be achieved by device structure optimization, e.g. by growing the 
Ge1-xSnx channel layer on GeOI substrate.  (b) ID-VDS output characteristics show that drive 
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used.   ID-VDS curves in Fig. 5.16 (b) show drive current of more than 680 µA/µm at 
VGS -VTH of -2.0 V and VDS of -1.5 V.  
The drive current is severely affected by the high S/D series resistance RSD.  
Fig. 5.17 plots the total resistance RTotal versus VGS for the same device in Fig. 5.16.  
The RTotal of a transistor measured at low drain bias decreases with increasing gate 
bias VGS, and approaches RSD at large VGS.  RSD is the sum of the source resistance RS 
and drain resistance RD, where RS is equal to RD due to device symmetry.  The 
extracted RSD is around 1.7 kΩ·µm.  This value is quite high as compared with other 
NiGe contacts reported [57], and could be due to un-optimized dopant activation and 
metal S/D formation conditions. 
 
 
Fig. 5.17. RTotal measured at VDS of -0.1 V as a function of VGS for a Ge0.95Sn0.05 device 
with LG of 200 nm.  RSD was extracted to be ~1.7 kΩ·µm. 
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Fig. 5.18. Peak Gm,int  at VDS of -1.1 V as a function of LG shows the good scalability of 
Ge0.95Sn0.05 short channel devices, with the highest peak Gm,int of ~492 μS/μm achieved at LG 
of 200 nm. 
 
As Gm,ext is affected by both carrier mobility and RSD, in order to take out the 
effect of RSD, the intrinsic transconductance Gm,int was extracted using [139]: 
 Gm,int 


















 ,     (5.4) 
where GD is the measured drain conductance.  Shown in Fig. 5.18 is the peak Gm,int  at 
VDS of -1.1 V as a function of LG.  The highest peak Gm,int value of ~492 μS/μm was 
obtained at LG of 200 nm.  With reduction of RSD and further gate length scaling, 
































although the effect of RSD has been taken out, when LG scales from 400 nm to 200 nm, 
the peak Gm,int  only increases from 325 to 492 μS/μm (not a ratio of 2).  This should 
be due to the degradation of carrier mobility when the transistor gate length reaches 
nanometer dimensions in which the ballistic transport can be an important limitation 
of the mobility.  Similar observations have also been reported in Si MOSFETs 
[140],[141].  For ultimate short nanometer devices, the channel conductivity may be 
determined not by the carrier scattering time, but by the transit time that is of the 
order of LG/υth where υth is the carrier thermal velocity and LG is the transistor gate 















In this Chapter, two techniques were explored for further enhancing the drive 
current of Ge1-xSnx P-MOSFETs: choice of substrate surface orientation and transistor 
gate length scaling.  
In Section 5.2, Ge0.958Sn0.042 P-MOSFETs with implantless NiGeSn metal S/D 
were fabricated on (100)- and (111)-oriented substrates. The dependence of device 
performance on the crystal orientation of Ge0.958Sn0.042 P-MOSFETs was studied.  
Low-temperature Si2H6 treatment was effective in passivating both Ge0.958Sn0.042 
(100)- and (111)-oriented surfaces.  We found that the (111) Ge0.958Sn0.042 crystal 
orientation gives higher hole mobility and drive current.    
In Section 5.3, the first short channel Ge0.95Sn0.05 P-MOSFETs with self-
aligned NiGeSn metal S/D were realized using a gate-first process.  A transistor with 
LG of 200 nm demonstrates decent transfer characteristics and high intrinsic 
transconductance of ~295 μS/μm at VDS of -0.6 V.  Mobility degradation was 





Uniaxially Strained Germanium-Tin Nanowire 
Gate-All-Around P-Channel Metal-Oxide-
Semiconductor Field-Effect Transistors Enabled 




Germanium-Tin (GeSn) p-channel metal-oxide-semiconductor field-effect 
transistors (P-MOSFETs) with encouraging drive current performance have been 
demonstrated [27]-[29], and are promising candidates to replace Si P-MOSFETs at 11 
nm technology node and beyond.  Much attention has been focused on the interface 
engineering between the high-k dielectric and GeSn channel to reduce the interface 
trap density (Dit), which is critical for realizing steep subthreshold swing S and large 
drive current.  However, utilizing advanced device structures such as non-planar 
three-dimensional (3D) structure becomes equally important as device dimension 
reaches sub-100 nm regime, because they can give benefits of improved control of 
short channel effects (SCEs), enhanced volume inversion in the channel region, and a 
lower off-state leakage current.  As Si complementary metal-oxide-semiconductor 
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(CMOS) manufacturing enters a new era with the “tri-gate” design at 22 nm node, 
similar non-planar 3D approach needs to be explored for its high mobility channel 
counterparts.   InGaAs n-channel metal-oxide-semiconductor field-effect transistors 
(N-MOSFETs) [67]-[70],[141] and Ge channel P-MOSFETs [71]-[77] with 3D 
structures have been extensively explored recently, with very promising results 
achieved.  However, there has been no report of GeSn P-MOSFETs with similar 
advanced structures.  In addition, uniaxial compressive strain has recently been 
experimentally shown to be even more effective in enhancing the hole mobility of Ge 
than biaxial compressive strain, and this was achieved by nanowire (NW) formation 
from biaxially strained Ge [77].  The ability to obtain uniaxial compressive strain by 
etching NWs from a biaxially strained layer, together with the need for 3D device 
architectures for control of SCEs at extremely scaled dimensions, makes it 
particularly attractive to form short channel GeSn NW P-MOSFETs from biaxially 
strained GeSn, which has not been reported before.    
In this Chapter, uniaxially compressive strained GeSn GAA NW P-MOSFETs 
with HfO2/WN gate stack using a fully CMOS compatible top-down fabrication 
method was demonstrated for the first time.  A novel H2O2-based wet etch was 
developed to realize GeSn NWs.  SF6 treatment and low temperature Si2H6 
passivation were used to passivate the GeSn NWs to achieve good interface between 
high-k dielectric and GeSn channel.  The process modules were integrated in a GeSn 
NW GAA P-MOSFETs fabrication flow to realize channel length (LCH) down to 100 
nm. Drive current IDsat of over 600 µA/µm was obtained with peak intrinsic 
transconductance Gm,int of ~573 μS/μm at VDS of -1 V.  Simulations show that uniaxial 
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compressive strain leads to a significant reduction of the hole effective mass and an 
increase in the separation between light hole (LH) and heavy hole (HH) bands of 
GeSn compared to unstrained and biaxially compressive strained GeSn, which could 





6.2 Novel Process Technology for Ge1-xSnx Nanowire Formation 
To realize Ge1-xSnx GAA NW P-MOSFETs, one of the critical steps is to form 
the Ge1-xSnx NW.  In this Section, Ge1-xSnx NW formation process was developed 
using a top-down two-step process: SF4-based dry etch followed by H2O2-based wet 
etch.  
The starting substrate comprises Ge1-xSnx film with a thickness of ~35-50 nm 
grown on n-type Ge(100) using molecular beam expitaxy (MBE) tool at 180 ˚C.  A 
20 nm-thick SiO2 layer was deposited by sputter before patterning a single layer NEB 
22 resist by E-beam lithography (EBL).  A SF6-based reactive-ion etch (RIE) was 
then performed to etch away the SiO2 and stop at the Ge1-xSnx surface.  Right after 
that, a mixed etching gas comprising SF6 and CHF3 was then used to etch the Ge1-
xSnx film and ~150 nm of the underneath Ge layer in the same chamber.  The etch rate 
of the Ge1-xSnx and Ge layer was measured to be ~60 nm/minute. Detailed recipe for 
etching Ge1-xSnx and Ge layers in the RIE tool is shown in Table 6.1. 
 
Table 6.1. Recipe used to etch the Ge1-xSnx film and the underneath Ge layer in the RIE 
tool. 
Chamber Pressure  (mTorr) 25 
RF Power  (W) 150 
DC Power (W) 150 
Flow Rate of Ar (sccm) 75 
Flow Rate of CHF3 (sccm) 50 





Fig. 6.1. (a) The etch rate of Ge1-xSnx decreases with increasing Sn composition. The 
wet etch rate is calculated as the step height difference before and after the wet etch over the 
etch time, as illustrated by the schematics shown in (b).  Good etch selectivity of Ge with 
respect to Ge1-xSnx is demonstrated, as shown in (c).    


























































































After that, the Ge layer underneath the Ge1-xSnx fin was selectively etched by 
a H2O2-based solution at room temperature, releasing the Ge1-xSnx film from the Ge 
substrate.  The volume ratio of the mixed etchant NH4OH: H2O2: H2O is 1 : 2 : 160. 
The weight percentage values of the NH4OH and H2O2 chemicals are 28% and 31%, 
respectively.  Fig. 6.1 (a) summarizes the wet etch rate of Ge1-xSnx films with 
different Sn composition ranging from 0 to 8 %.  The wet etch rate is calculated as the 
step height difference before and after the wet etch over the etch time, as illustrated 
by the schematics shown in Fig. 6.1 (b).  With increasing Sn composition from 0 to 
8%, the etch rate slows down from ~6 to 0.75 nm/s.  The etch selectivity of Ge over 
Ge1-xSnx, defined as the etch rate of Ge divided by the etch rate of Ge1-xSnx, is 
calculated to increase from 1 to 8.1, as shown in Fig. 6.1 (c).  Since the wet etch 
process etches Ge at a much faster rate as compared to Ge1-xSnx alloys with Sn 
composition larger than 4%, the Ge region under the Ge1-xSnx patterns can be 
eventually removed.  
Finally, a 2-minute dip in diluted HF (HF: H2O = 1: 50) was performed to 
fully remove the SiO2 hard mask.  Fig. 6.2 (a) shows a top-view scanning electron 
microscope (SEM) image of a Ge1-xSnx NW test structure after the selective wet etch 
and SiO2 removal.  The tilt-view SEM in Fig. 6.2 (b) confirms the successful release 
of the Ge1-xSnx NW with very good selectivity [Fig. 6.3 (c)].  SEM images of samples 
with multiple parallel Ge1-xSnx NWs are also shown in Fig. 6.2 (d).  
So far, the reason for the dependence of the etch rate of Ge1-xSnx on Sn 
composition is not fully understood.  One possible reason to explain this may be as 
follows: Ge and Sn can be oxidized by the H2O2-based solution in which GeO2 and 
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SnO2 would be formed on the Ge1-xSnx surface.  GeO2 can be dissolved in H2O but 
SnO2 cannot.  Therefore, the SnO2 covering the surface of the Ge1-xSnx could protect 
the Ge1-xSnx surface from being etched quickly.  Increasing the Sn composition would 
increase the percentage of SnO2 on the Ge1-xSnx surface.  Therefore, a higher Sn 
composition gives a slower etch rate of the Ge1-xSnx. 
 
Fig. 6.2. (a) Top-view SEM image of a GeSn NW test structure after selective wet 
etch and SiO2 removal.   (b) Tilt-view SEM confirms the GeSn NW release, with (c) very 


























6.3  Uniaxially Strained Germanium-Tin (GeSn) Nanowire  
In Si CMOS technology, strain engineering has been extensively explored to 
change the band structure of Si channel and enhance the drive current [143]-[147].  In 
this Section, two dimensional (2D) finite element numerical simulations were 
performed to investigate the stress profile in the GeSn NW.  The Sn composition of 
the GeSn NW simulated is 4.2%.  The simulated NW has length, width, and height of 
500, 50 and 50 nm, respectively.  The boundary conditions are such that the bottom of 
the Ge substrate is rigid in the vertical direction, and the sides of the domain are 
assumed to have horizontal displacements.  Isotropic approximation was used in the 
stress simulation. 
The stress contour in the longitudinal and transverse directions of the 
Ge0.959Sn0.041 NW is shown in Fig. 6.3 (a) and (b), respectively.  Uniaxial longitudinal 
compressive stress was induced in the Ge0.959Sn0.041 NW.  Larger stress was observed 
at the top surface of the Ge0.959Sn0.041 NW where the inversion layer would be formed 
in GeSn GAA NW P-MOSFETs.  This could be contributing favorably to drive 
current and carrier transport enhancement.  Asymmetric stress in Ge NW P-
MOSFETs was found to enhance the hole mobility significantly as compared with 
biaxial stress [77].  Fig. 6.4 shows the average longitudinal stress in the region where 
inversion charge flows, i.e. top 5 nm of the NW surface. The magnitude increases 




Fig. 6.3. Stress contour in (a) longitudinal and (b) transverse directions of the 
Ge0.959Sn0.041 NW.  Uniaxial longitudinal compressive stress was induced in the Ge0.959Sn0.041 
NW.  Larger stress was observed at the top surface of the Ge0.959Sn0.041 NW where the 
inversion layer would be formed. 
 
Fig. 6.4. Average longitudinal stress magnitude in the region where inversion charge 
flows, i.e. top 5 nm of the NW surface. The magnitude increases with smaller NW length, 
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(b) Stress Contour in Transverse Direction (MPa)
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6.4 Reduction in Effective Mass and Interband Scattering by 
Uniaxial Compressive Strain 
In order to study the effect of strain on the band structure of Ge0.959Sn0.041, 
simulation was perfromed using Nextnano.  Fig. 6.5 (a)-(c) show the 3D equi-energy 
surfaces (E = 30 meV) of Ge0.959Sn0.041 topmost valence band with no strain, 0.63% 
biaxial compressive strain, and 0.63% uniaxial compressive strain along [110] 
direction, respectively.  The corresponding E-k diagrams of three cases are shown in 
Fig. 6.5 (d)-(f).   
 
Fig. 6.5. 3D equi-energy surfaces (E = 30 meV) of Ge0.959Sn0.041 top valence band with 
(a) no strain, (b) with 0.63% biaxial compressive strain, and (c) with 0.63% uniaxial 
compressive strain along [110] direction. As shown in the E-k diagrams of Ge0.959Sn0.041 in (d), 
(e), and (f), the uniaxial strain not only leads to more warping of the topmost valence band, 
but also increases separation between bands of LH and HH, as compared with unstrained and 
biaxial strain cases. Both effects are beneficial to enhance the hole mobility of Ge0.959Sn0.041. 
 

















































































































Two effects induced by uniaxial compressive strain are beneficial to enhance 
the hole mobility of Ge0.959Sn0.041, as compared with unstrained and biaxial 
compressive strain cases.  First, more bandwarping induced by uniaxial compressive 
strain produces reduced effective mass for the topmost valence band where holes 
primarily occupy, as shown in Fig. 6.6.  Second, the uniaxial compressive strain 
increases light hole (LH) to heavy hole (HH) band separation, reducing the inter-
valley scattering. 
 
Fig. 6.6. Uniaxial compressive strain can realize significant reduction of effective 
mass of the topmost valence band where holes primarily occupy. This leads to higher hole 
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6.5 Fabrication and Characterization of Ge0.959Sn0.041 GAA NW P-
MOSFETs 
6.5.1 Device Fabrication  
Fig. 6.7 (a) summarizes the process flow for fabrication of the Ge0.959Sn0.041 
GAA NW P-MOSFETs. The 3D schematics in Fig. 6.7 (b), (c), (d), and (e) show the 
structures after the steps of source/drain (S/D) formation, Ge0.959Sn0.041  fin definition, 
Ge0.959Sn0.041 NW formation, and the gate definition, respectively.  
Ge0.959Sn0.041 film with a thickness of ~35 nm was first epitaxially grown on n-
type Ge(100) using solid source MBE system at 180 ºC.  Phosphorus well implant 




, and activated at 450 ºC 
for 180 s.  A SiO2 layer of ~20 nm was deposited by sputter, and a dummy resist gate 
pattern was defined by EBL. BF2
+
 implant was then performed at energy of 30 keV 




, and activated at 500 ºC for 60 s. The dummy gate pattern 
defined the channel length LCH, and was subsequently removed.  Fin lithography was 
performed by EBL before a F-based plasma etch to define the fins.  A H2O2-based 
solution removed the Ge under the Ge0.959Sn0.041 fin to form the Ge0.959Sn0.041 NWs. 
This is a key enabling process (details were discussed in Section 2 of this Chapter).    
A cyclic process was used for pre-gate cleaning, which involves treating the 
wafers with deionized water followed by hydrofluoric (HF) acid (HF:H2O = 1:50) in 
each cycle.  After pre-gate clean, samples were loaded into an ultra-high vacuum tool 
for native oxide removal by SF6 plasma and sub-400 ºC in situ Si2H6 passivation to 





Fig. 6.7. (a) Key process steps for fabricating GeSn GAA NW P-MOSFETs.  The 3D 
schematics show the structures after the steps of (b) S/D formation, (c) GeSn fin definition, (d) 
removal of Ge under GeSn, and (e) gate definition. 
GeSn/Ge Fin Patterning and Etch
- Fluorine Based Dry Etch
Pre-gate Cleaning by DHF
(a) Key Process Steps:
Ni Deposition and Ni(GeSn) Metallization
Epitaxial Growth of Ge0.959Sn0.041 on Ge
Phosphorous Well Implant and Activation
Energy: 20 keV,  Dose: 7 ×1012 cm-2
RTP: 450 ˚ C, 3 minutes
S/D Formation by BF2
+ Implantation and 
Activation
-Energy: 30 keV,  Dose: 1 ×1015 cm-2
-RTP: 500 ˚ C, 60 s
GeSn NW Formation by Selective Wet Etch
- H2O2 Based Wet Etch
Native Oxide Removal by SF6 Plasma
Si2H6 Surface Passivation
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thick HfO2 by atomic layer deposition (ALD) tool at temperature of  250 ºC.  ~200 
nm WN metal was deposited by sputter as the gate electrode.  Gate etch process was 
performed using F-based plasma etch.  The F-based dry etching chemistry provides 
excellent selectivity between WN and HfO2, giving a damage-free gate dielectric.  
Finally, Ni was deposited at the S/D contact regions and followed by rapid thermal 
anneal (RTA) at 350 ºC for 30 s to form the NiGeSn metal contact.  
Fig. 6.8 shows the high-resolution transmission electron microscope (HRTEM) 
image of ~35 nm Ge0.959Sn0.041 film on Ge(100).  Defect free Ge0.959Sn0.041/Ge 
interface and the high crystallinity of the Ge0.959Sn0.041 film were observed.  High 
resolution X-ray diffraction (XRD) (004) and (224) curves in Fig. 6.9 show that the 
substitutional Sn composition is ~4.2% and the film is fully strained.  The well-
defined peaks indicate excellent quality of the Ge0.959Sn0.041 channel material.  In the 
device fabrication, the choice of Sn composition is important as a high Sn 
composition increases the selectivity between Ge1-xSnx over Ge, but could also 
increase the off-state current due to the lower bandgap with higher Sn composition.  
 
Fig. 6.8. HRTEM images of epitaxial Ge0.959Sn0.041grown on Ge(100) substrate show 











Fig. 6.9. HRXRD (004) and (224) curves show that the GeSn film has a 4.2% 




Fig. 6.10. (a) Cross-sectional SEM image shows GeSn GAA MOSFETs with 3 parallel 
wires. (b) TEM image of one GeSn NW wrapped by high-k HfO2 and WN metal. The GeSn 
NWs were released and surrounded by WN/HfO2. (c) HRTEM shows a GeSn NW with width 
of 50 nm and height of ~35 nm. 

































Fig. 6.10 (a) shows the cross-sectional SEM of the GeSn GAA MOSFETs with 3 
parallel wires.  The TEM image in Fig. 6.10 (b) clearly shows that the GeSn NW was 
released and surrounded by the high-k/metal gate stack.  GeSn NW with width of ~50 
nm and height of ~35 nm was realized with the novel NW formation process, as 
shown in Fig. 6.10 (c). 
6.5.2 Electrical Characterization  
Fig. 6.11 (a) shows the ID-VGS curves of a GeSn GAA NW P-MOSFET with 
LCH of 500 nm.  Decent transfer characteristics were achieved.  Output characteristics 
of the same P-MOSFET are shown in Fig. 6.11 (b).  The current is normalized by the 
total perimeter of 15 NWs.  
 Fig. 6.12 (a) shows the extrinsic and intrinsic transconductance of a P-
MOSFET with LCH of 250 nm at VDS of -1 V, with high peak Gm,int of ~465 μS/μm. 
High IDsat of ~490 μA/μm at an overdrive of -2 V and VDS of -2 V was obtained, as 
shown in the ID-VDS plot of the same transistor in Fig. 6.12 (b).  
The transconductance and drive current are severely affected by the high S/D 
series resistance RSD.  Fig. 6.13 plots the total resistance RTotal versus VGS for the same 
device in Fig. 6.11.  The RTotal of a transistor measured at low drain bias decreases 
with increasing gate bias VGS, and approaches RSD at large VGS of 5 V.  The extracted 
RSD is around 3.3 kΩ·µm.  This value is quite high as compared with other NiGe 
contacts reported [22].  The high RSD is due to the long extension resistance between 





Fig. 6.11. (a) ID-VGS plot showing decent transfer characteristics of a GeSn GAA NW 
MOSFET with LCH of 500 nm.  (b) Output characteristics of the same transistor shown in (a). 
The current is normalized by the total perimeter of 15 NWs. 
 
Fig. 6.12. (a) Gm-VGS curves for a GeSn GAA NW P-MOSFET with LCH of 250 nm 
show high peak Gm,int of 465 µS/µm at VDS of -1 V.  Drive current of ~500 µA/µm was 
achieved at VGS-VTH of -2 V and VDS of -2 V, as shown in the ID-VDS plot of the same transistor 
shown in (a).  
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Fig. 6.13. RTotal measured at VDS of -0.1 V as a function of VGS for a GeSn GAA NW 
MOSFET with LCH of 250 nm.  RSD was extracted to be ~3.3 kΩ·µm. 
 
IDsat is expected with further device optimization, e.g. scaling of capacitance 
equivalent thickness (CET) and RSD reduction.  
Fig. 6.14 (a) and (b) show the scaling metrics of the peak Gm,int at VDS of -1 V, 
and IDsat at an overdrive of -2 V and VDS of -2 V, respectively, for transistors with LCH 
ranging from 100 nm to 500 nm.  Peak Gm,int was extracted using [139]: 
 Gm,int 


















 ,     (6.2) 
where GD is the measured drain conductance.  With a LCH of 100 nm, Gm,sat of 573 
μS/μm was obtained at VDS of -1 V. IDsat at an overdrive of -2 V and VDS of -2 V was 
higher than 600 µA/µm was also achieved.  Similar trend of mobility degradation was 
observed when the LCH scales to sub-350 nm.  
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Fig. 6.14. (a) Peak Gm,int  at VDS of -1.1 V, and (b) IDsat at an overdrive of -2 V and VDS 
of -2 V as a function of LCH.  Degradation in carrier mobility was observed when the 
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In this Chapter, we discussed the first GeSn GAA NW P-MOSFETs realized 
using CMOS compatible process modules. 
  In Section 6.2, a top-down two-step etch process including a novel wet etch 
with high selectivity of Ge over GeSn was developed to enable the realization of 
GeSn NWs.  It was observed that a higher Sn composition in GeSn leads to a slower 
etch rate of GeSn in H2O2-based solution.  Section 6.3 studies the stress contour of 
the GeSn NW by finite element simulation. The impact of NW length on the stress 
profile was also evaluated.  Simulation results in Section 6.4 show that the uniaxial 
compressive strain could achieve significatnt reduction in hole effective mass and 
interband scattering, as compared with unstrained and biaxial compressive strained 
cases.  In Section 6.5, the first GeSn GAA NW P-MOSFETs with NW width of 50 
nm, height of 35 nm, and LCH down to 100 nm, were realized with good IDsat.  This 
technology is a promising option for future extremely-scaled high performance P-










Conclusion and Future Work 
 
7.1 Conclusion and Contributions of This Thesis 
As continuous transistor scaling and performance improvement of 
conventional Si metal-oxide-semiconductor field-effect transistors (MOSFETs) are 
facing grand challenges, novel technologies and device structures are required to 
further enhance the drive current of the MOSFETs at a reduced supply voltage.  This 
thesis has sought to explore the potential of InGaAs as alternative n-channel material 
and GeSn as p-channel material to enable a new class of nanometer-scale transistors 
for future high performance and low power logic applications.  The major conclusion 
and contributions of this work are elucidated here. 
7.1.1 Raised Source/Drain (S/D) with In situ Doping for Series Resistance 
Reduction of In0.7Ga0.3As N-MOSFETs 
Raised S/D structure with in situ doping process was demonstrated in InGaAs 
channel N-MOSFETs with indium composition as high as 70 %.  A selective epitaxy 
process using metal organic chemical vapor deposition (MOCVD) was first 
developed to grow high quality InGaAs film.  The process module was then 
integrated into a self-aligned gate-first process to fabricate the In0.7Ga0.3As N-
MOSFETs.  Significant S/D series resistance (RSD) reduction was achieved due to 
combined contributions from the high S/D doping concentration as well as the 
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structural improvement in the raised S/D structure.  This technique is attractive to 
reduce the RSD of InGaAs N-MOSFETs to explore the full potential of InGaAs as an 
n-channel material for future technology nodes. 
7.1.2 Advanced Gate Stack Technologies for In0.7Ga0.3As N-MOSFETs 
The concept and demonstration of novel surface passivation techniques were 
exploited to realize high-quality metal gate/high-k dielectric stacks on InGaAs.  For 
the first time, the realization of InP-capped In0.7Ga0.3As N-MOSFETs formed using a 
gate-first process was achieved.  The TaN/Al2O3 gate stack formed on 
InP/In0.7Ga0.3As is thermally stable after 600 ºC 60 s dopant activation anneal.  
Introducing InP capping layer in In0.7Ga0.3As N-MOSFETs was found to reduce the 
subthreshold swing S and increase the drive current.  In addition, low temperature 
Si2H6 passivation was developed to effectively passivate the In0.7Ga0.3As surface.  
When integrated with the atomic layer deposition (ALD) deposited HfO2 to realize 
In0.7Ga0.3As N-MOSFETs, capacitance equivalent thickness (CET) of ~1.6 nm with 
low gate leakage current density was achieved, and S comparable to the best reported 
in the literature was obtained.  Both interface engineering techniques are highly 
compatible with a matured high-k dielectric deposition process, and provide 




7.1.3 GeSn P-MOSFETs with High Hole Mobility and Excellent Negative Bias 
Temperature Instability (NBTI) Reliability Realized by Low Temperature Si2H6 
Passivation 
Low temperature Si2H6 passivation was developed to realize GeSn P-
MOSFETs, which exhibit smaller S and higher effective carrier mobility as compared 
with (NH4)2S-passivated ones.  The Si2H6-passivated GeSn P-MOSFETs also show 
excellent NBTI reliability with very small threshold voltage (VTH) shift as well as 
negligible degradation of S and peak transconductance.  For the first time, a common 
gate stack technology comprising 370 ºC Si2H6 passivation and TaN/HfO2 gate stack 
was proposed and demonstrated for InGaAs and GeSn complementary metal-oxide-
semiconductor (CMOS) devices for cost effective integration.  Symmetric VTH, low 
gate leakage, and very high drive current were achieved for InGaAs N-MOSFETs and 
GeSn P-MOSFETs.   
7.1.4 Performance Enhancement for GeSn P-MOSFETs: Surface Orientation 
and Gate Length Scaling 
The dependence of device performance on the crystal orientation of 
Ge0.958Sn0.042 P-MOSFETs was studied for the first time.  Ge0.958Sn0.042 (111) crystal 
orientation gives higher hole mobility and drive current as compared with (100) 
orientation.  The results open new avenues to improve the drive current of GeSn P-
MOSFETS by choice of surface orientations.  In addition, the world’s first short-
channel GeSn P-MOSFETs with self-aligned NiGeSn metal S/D were realized using 
a gate-first process.  A transistor with gate length LG of 200 nm demonstrates decent 
transfer characteristics and high peak intrinsic transconductance Gm,int of ~295 μS/μm 
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at VDS of -0.6 V.  The results illustrate the potential of GeSn as a promising p-channel 
material for future high performance and low power logic application.  
7.1.5 Uniaxially Strained GeSn Gate-All-Around (GAA) Nanowire (NW) P-
MOSFETs 
The uniaxially compressive strained GeSn GAA NW P-MOSFETs with the 
shorted reported channel length LCH down to 100 nm were demonstrated for the first 
time.  The uniaxially compressive strained GeSn NW with a width of 50 nm and a 
height of 35 nm was fabricated using a CMOS compatible top-down approach.  The 
devices achieve a record high peak Gm,int of 573 μS/μm at VDS of -1.0 V for GeSn P-
MOSFETs.  Simulations show that uniaxial compressive strain leads to a significant 
reduction of the hole effective mass and an increase in the separation between light 
hole (LH) and heavy hole (HH) bands of GeSn compared to unstrained and biaxially 
compressive strained GeSn, which could enhance hole mobility. The GeSn NW 
formation technology shows promise for integration in future high performance GeSn 
P-MOSFETs.  
7.2 Future Directions 
7.2.1 Integration of InGaAs and GeSn on Silicon Substrates 
Given the maturity and the advanced state of silicon manufacturing 
technology, it is very unlikely that any materials other than silicon will be used for the 
overall substrate in mainstream manufacturing [78].  Therefore, integration of 
potential new channel materials (perhaps InGaAs as n-channel material and Ge or 




7.2.2 Novel Strain Techniques to Enhance the Hole Mobility of GeSn P-
MOSFETs 
The simulation results in Chapter 6 show that both biaxial and uniaxial 
compressive stress are effective in reducing the hole effective mass of the topmost 
valence band and increasing the LH to HH band separation of GeSn.  Novel 
techniques which are able to induce the compressive stress in the GeSn channel could 
experimentally be explored to enhance the hole mobility of GeSn P-MOSFETs, i.e. 
silicon nitride (SiN) liner stressor [148],[149] or diamond like carbon (DLC) [150], 
which were found to be beneficial to boost the hole mobility of Si P-MOSFETs due 
to the introduction of compressive stress to the Si channel.  
7.2.3 Extremely Scaled GeSn P-MOSFETs  
So far, the smallest LG realized in GeSn P-MOSFETs is 100 nm.  In order to 
have a better and more compressive assessment of GeSn as the potential channel 
material for P-MOSFETs in future technology nodes, it is necessary to fabricate the 
extremely scaled GeSn P-MOSFETs, i.e. with LG of less than 30 nm, to study the 
carrier transport characteristics by extracting the source injection velocity and 
backscattering coefficient.  These are two important parameters which determine the 
drive current of transistors with extremely scaled LG Error! Reference source not 
ound.  
7.2.4 Ultrathin body and NW GeSn P-MOSFETs  
Due to much smaller bandgap values of InGaAs with high indium 
composition and GeSn as compared with Si, high off-state leakage current due to 
band to band tunneling (BTBT) could be a potential problem for transistors with 
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extremely scaled LG, because it degrades subthreshold characteristics and increases 
the power consumption of transistors.  Additional mobility improvement achieved by 
beneficial strain usually has side effect of further degrading the bandgap values. 
Fabricating these devices in a quantum-confined system (ultrathin body or NW 
structures), where the quantum confinement generates strong quantization of the 
energy levels and a larger effective bandgap, could be a good solution.  InGaAs GAA 
NW N-MOSFETs with a NW width of 20 nm were recently demonstrated to show 
excellent off-state and S characteristics [151].  Although the world’s first GeSn GAA 
NW P-MOSFETs have been demonstrated in Chapter 6, the dimensions of the GeSn 
NW need to be scaled down to give more quantum confinement effects.  In addition, 
off-state and S characteristics still require improvement. 
7.2.5 Gate Stack Technology and Strain Engineering for GeSn N-MOSFETs 
with High Electron Mobility 
Given the high electron mobility of bulk GeSn, it is still necessary to work on 
GeSn N-MOSFETs.  Although GeSn N-MOSFETs have recently been reported 
[30],[38],[39], the electron mobility still needs substantial improvement.  One 
direction is to explore innovative gate stack formation technologies on GeSn.  The 









[1] R. H. Dennard, F. H. Gaensslen, V. L. Rideout, E. Bassous, and A. R. 
LeBlanc, “Design of ion-implanted MOSFET's with very small physical 
dimensions,” IEEE Journal of Solid-State Circuits, vol. 9, pp. 256, 1974. 
[2] S. Thompson, N. Anand, M. Armstrong, C. Auth, B. Arcot, M. Alavi, P. Bai, J. 
Bielefeld, R. Bigwood, J. Brandenburg, M. Buehler, S. Cea, V. Chikarmane, C. 
Choi, R. Frankovic, T. Ghani, G. Glass, W. Han, T. Hoffmann, M. Hussein, P. 
Jacob, A. Jain, C. Jan, S. Joshi, C. Kenyon, J. Klaus, S. Klopcic, J. Luce, Z. 
Ma, B. Mcintyre, K. Mistry, A. Murthy, P. Nguyen, H. Pearson, T. Sandford, 
R. Schweinfurth, R. Shaheed, S. Sivakumar, M. Taylor, B. Tufts, C. Wallace, 
P. Wang, C. Weber, and M. Bohr, “A 90 nm logic technology featuring 50 nm 
strained silicon channel transistors, 7 layers of Cu interconnects, low-k ILD, 
and 1µn2 SRAM cell,” in IEDM Tech. Dig., 2002, pp. 61. 
[3] S. Pidin, T. Mori, K. Inoue, S. Fukuta, N. Itoh, E. Mutoh, K. Ohkoshi, R. 
Nakamura, K. Kobayashi, K. Kawamura, T. Saiki, S. Fukuyama, S. Satoh, M. 
Kase, and K. Hashimoto, “A novel strain enhanced CMOS architecture using 
selectively deposited high tensile and high compressive silicon nitride films,” 
in IEDM Tech. Dig., 2004, pp. 213. 
[4] S. Tyagi, C. Auth, P. Bai, G. Curello, H. Deshpande, S. Gannavaram, O. 
Golonzka, R. Heussner, R. James, C. Kenyon, S. H. Lee, N. Lindert, M. Liu, 
R. Nagisetty, S. Natarajan, C. Parker, J. Sebastian, B. Sell, S. Sivakumar, A. 
148 
 
St Amour, and K. Tone, “An advanced low power, high performance, strained 
channel 65 nm technology,” in IEDM Tech. Dig., 2005, pp. 1070. 
[5] A. Oishi, O. Fujii, T. Yokoyama, K. Ota, T. Sanuki, H. Inokuma, K. Eda, T. 
Idaka, H. Miyajima, S. Iwasa, H. Yamasaki, K. Oouchi, K. Matsuo, H. 
Nagano, T. Komoda, Y. Okayama, T. Matsumoto, K. Fukasaku, T. Shimizu, 
K. Miyano, T. Suzuki, K. Yahashi, A. Horiuchi, Y. Takegawa, K. Saki, S. 
Mori, K. Ohno, L. Mizushima, M. Saito, M. Iwai, S. Yamada, N. Nagashima, 
and F. Matsuoka, “High performance CMOS technology for 45 nm generation 
and scalability of stress-induced mobility enhancement technique,” in IEDM 
Tech. Dig., 2005, pp. 229. 
[6] B. F. Yang, K. Nummy, A. Waite, L. Black, H. Gossmann, H. Yin, Y. Liu, B. 
Kim, S. Narasimha, P. Fisher, H. V. Meer, J. Johnson, D. Chidambarrao, S. D. 
Kim, C. Sheraw, D. Wehella-gamage, J. Holt, X. Chen, D. Park, C. Y. Sung, 
D. Schepis, M. Khare, S. Luning, and P. Agnello, “Stress dependence and 
poly-pitch scaling characteristics of (110) PMOS drive current,” in VLSI Symp. 
Tech. Dig., 2007, pp. 126. 
[7] S. Mayuzumi, J. Wang, S. Yamakawa, Y. Tateshita, T. Hirano, M. Nakata, S. 
Yamaguchi, Y. Yamamoto, Y. Miyanami, I. Oshiyama, K. Tanaka, K. Tai, K. 
Ogawa, K. Kugimiya, Y. Nagahama, Y. Hagimoto, R. Yamamoto, S. Kanda, 
K. Nagano, H. Wakabayashi, Y. Tagawa, M. Tsukarnoto, H. Iwamoto, M. 
Saito, S. Kadomura, and N. Nagashima, “Extreme high-performance n- and p-
MOSFETs boosted by dual-metal/high-k gate damascene process using top-
cut dual stress liners on (100) substrates,” in IEDM Tech. Dig., 2007, pp. 293. 
149 
 
[8] S. Suthram, M. M. Hussain, H. R. Harris, C. Smith, H. H. Tseng, R. Jammy, 
and S. E. Thompson, “Comparison of uniaxial wafer bending and contact-
etch-stop-liner stress induced performance enhancement on double-gate 
FinFETs,” IEEE Electron Device Lett., vol. 29, no. 5, pp. 480, 2008. 
[9] C. C. Wu, D. W. Lin, A. Keshavarzi, C. H. Huang, C. T. Chan, C. H. Tseng, C. 
L. Chen, C. Y. Hsieh, K. Y. Wong, M. L. Cheng, T. H. Li, Y. C. Lin, L. Y. 
Yang, C. P. Lin, C. S. Hou, H. C. Lin, J. L. Yang, K. F. Yu, M. J. Chen, T. H. 
Hsieh, Y. C. Peng, C. H. Chou, C. J. Lee, C. W. Huang, C. Y. Lu, F. K. Yang, 
H. K. Chen, L. W. Weng, P. C. Yen, S. H. Wang, S. W. Chang, S. W. Chuang, 
T. C. Gan, T. L. Wu, T. Y. Lee, W. S. Huang, Y. J. Huang, Y. W. Tseng, C. M. 
Wu, E. Ou-Yang, K. Y. Hsu, L. T. Lin, S. B. Wang, T. M. Kwok, C. C. Su, C. 
H. Tsai, M. J. Huang, H. M. Lin, A. S. Chang, S. H. Liao, L. S. Chen, J. H. 
Chen, P. S. Lim, X. F. Yu, S. Y. Ku, Y. B. Lee, P. C. Hsieh, P. W. Wang, Y. 
H. Chiu, S. S. Lin, H. J. Tao, M. Cao, and Y. J. Mii, “High performance 22/20 
nm FinFET CMOS devices with advanced high-k/metal gate scheme,” in 
IEDM Tech. Dig., 2010. pp. 371. 
[10] M. Cai, K. Ramani, M. Belyansky, B. Greene, D. H. Lee, S. Waidmann, F. 
Tamweber, and W. Henson, "Stress liner effects for 32-nm SOI MOSFETs 
with HKMG," IEEE Transactions on Electron Devices, vol. 57, no. 7, pp. 
1706, 2010. 
[11] L. Washington, F. Nouri, S. Thirupapuliyur, G. Eneman, P. Verheyen, V. 
Moroz, L. Smith, X. P. Xu, M. Kawaguchi, T. Huang, K. Ahmed, M. 
Balseanu, L. Q. Xia, M. H. Shen, Y. Kim, R. Rooyackers, K. De Meyer, and R. 
150 
 
Schreutelkamp, “pMOSFET with 200% mobility enhancement induced by 
multiple stressors,” IEEE Electron Device Lett., vol. 27, no. 6, pp. 511, 2006. 
[12] S. E. Thompson, M. Armstrong, C. Auth, M. Alavi, M. Buehler, R. Chau, S. 
Cea, T. Ghani, G. Glass, T. Hoffman, C.-H. Jan, C. Kenyon, J. Klaus, K. 
Kuhn, Z. Ma, B. Mcintyre, K. Mistry, A. Murthy, B. Obradovic, R. Nagisetty, 
P. Nguyen, S. Sivakumar, R. Shaheed, L. Shifren, B. Tufts, S. Tyagi, M. Bohr, 
and Y. El-Mansy, “A 90-nm logic technology featuring strained-silicon,” 
IEEE Trans. Electron Devices, vol. 51, no. 11, pp. 1790, 2004. 
[13] K. Mistry, C. Allen, B. Auth, B. Beattie, D. Bergstrom, M. Bost, M. Brazier, 
M. Buehler, A. Cappellani, R Chau, C.-H. Choi, G. Ding. K. Fischer, T. Ghani, 
R. Grover, W. Han, D. Hanken, M. Hattendorf, J. He, J. Hicks, R. Huessner, D. 
Ingerly, P. Jain, R. Janme, L. Jong, S. Joshi, C. Kenyon, K. Kuhn, K. Lee, H. 
Liu, J. Maiz, B. McIntyre, P. Moon, J. Neirynck, S. Pae, C. Parker, D. Parsons. 
C. Prasad, L. Pipes, M. Prince, P. Ranade, T. Reynolds, J. Sandford, L. 
Shifren, J. Sebastian, J. Seiple, D. Simon, S. Sivakumar, P. Smith, C. Thomas, 
T. Troeger, P. Vandervoorn, S. Williams, and K. Zawadzki, “A 45 nm logic 
technology with high-k + metal gate transistors, strained silicon, 9 Cu 
interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging,” in 
IEDM Tech. Dig., 2007, pp. 247.   
[14] M. Lundstrom, “Elementary scattering theory of the Si MOSFET,” IEEE 
Electron Device Lett., vol. 18, no. 7, pp. 361, 1997. 
151 
 
[15] M. S. Lundstrom, “On the mobility versus drain current relation for a 
nanoscale MOSFET,” IEEE Electron Device Lett., vol. 22, no. 6, pp. 293, 
2001. 
[16] S. Takagi, T. Irisawa, T. Tezuka, T. Numata, S. Nakaharai, N. Hirashita, Y. 
Moriyama, K. Usuda, E. Toyoda, S. Dissanayake, M. Shichijo, R. Nakane, S. 
Sugahara, M. Takenaka, and N. Sugiyama, “Carrier-transport-enhanced 
channel CMOS for improved power consumption and performance,” IEEE 
Trans. Electron Devices, vol. 55, no. 11, pp. 21-39, 2008. 
[17] A. Lochtefeld, I. J. Djomehri, G. Samudra, and D. A. Antoniadis, “New 
insights into carrier transport in n-MOSFETs,” IBM Journal of Research and 
Development, vol. 46, pp. 347, 2002. 
[18] B. H. Lee, J. Oh, H. H. Tseng, R. Jammy, and H. Huff, “Gate stack 
technology for nanoscale devices,” Materials Today, vol. 9, pp. 32, 2006. 
[19] J. J.-H. Chen, N. A. Bojarczuk, H. Shang, M. Copel, J. B. Hannon, J. 
Karasinski, E. Preisler, S. K. Banerjee, and S. Guha, “Ultrathin Al2O3 and 
HfO2 gate dielectrics on surface-nitrided Ge,” IEEE Trans. Electron Devices, 
vol. 51, no. 9, pp. 1441, 2004. 
[20] C. O. Chui, H. Kim, P. C. McIntyre, and K. C. Saraswat, “Atomic layer 
deposition of high-k dielectric for germanium MOS applications-substrate 
surface preparation,” IEEE Electron Device Lett., vol. 25, no. 5, pp. 274, 2004. 
[21] T. Maeda, M. Nishizawa, Y. Morita, and S. Takagi, “Role of germanium 
nitride interfacial layers in HfO2/germanium nitride/germanium meta-
152 
 
insulator-semiconductor structures,” Appl. Phys. Lett., vol. 90, no. 7, 072911, 
2007. 
[22] P. Zimmerman, G. Nicholas, B. De Jaeger, B. Kaczer, A. Stesmans, L.-Å. 
Ragnarsson, D. P. Brunco, F. E. Leys, M. Caymax, G. Winderickx, K. 
Opsomer, M. Meuris, and M. M. Heyns, “High performance Ge pMOS 
devices using a Si-compatible process flow,” in IEDM Tech. Dig., 2006, pp. 
655. 
[23] M. M. Frank, S. J. Koester, M. Copel, J. A. Ott, V. K. Paruchuri, H. Shang, 
and R. Loesing, “Hafnium oxide gate dielectrics on sulfur-passivated 
germanium,” Appl. Phys. Lett., vol. 89, no. 11, 112905, 2006. 
[24] R. Xie and C. Zhu, “Effects of sulfur passivation on germanium MOS 
capacitors with HfON gate dielectric,” IEEE Electron Device Lett., vol. 28, no. 
11, pp. 976, 2007. 
[25] K. H. Kim, R. G. Gordon, A. Ritenour, and D. A. Antoniadis, “Atomic layer  
deposition of insulating nitride interfacial layers for germanium metal oxide 
semiconductor field effect transistors with high-k oxide/tungsten nitride gate 
stacks,” Appl. Phys. Lett., vol. 90, no. 21, 212104, 2007. 
[26] G. Nicholas, D. P. Brunco, A. Dimoulas, J. V. Steenbergen, F. Bellenger, M.     
Houssa, M. Caymax, M. Meuris, Y. Panayiotatos, and A. Sotiropoulos, 
“Germanium MOSFETs with CeO2/HfO2/TiN gate stacks,” IEEE Trans. 
Electron Devices, vol. 54, no. 6, pp. 1425, 2007. 
[27] G. Han, S. Su, C. Zhan, Q. Zhou, Y. Yang, L. Wang, P. Guo, W. Wang, C. P.   
Wong, Z. X. Shen, B. Cheng, and Y.-C. Yeo, “High-mobility germanium-tin 
153 
 
(GeSn) p-channel MOSFETs featuring metallic source/drain and sub-370 ˚C 
process modules,” in IEDM Tech. Dig., 2011, pp. 402. 
[28] S. Gupta, R. Chen, B. Magyari-Kope, H. Lin, B. Yang, A. Nainani, Y. Nishi, J. 
S. Harris, and K. C. Saraswat, “GeSn technology: extending the Ge electronics 
roadmap,” in IEDM Tech. Dig., 2011, pp. 398. 
[29] X. Gong, S. Su, B. Liu, L. Wang, W. Wang, Y. Yang, E. Kong, B. Cheng, G. 
Han, and Y. -C. Yeo, “Towards high performance Ge1-xSnx and InGaAs 
CMOS: a novel common gate stack featuring sub-400 ºC Si2H6 passivation, 
single TaN metal gate, and sub-1.3 nm EOT,” in VLSI Symp. Tech. Dig., 2012, 
pp. 99. 
[30] S. Gupta, B. Vincent, B. Yang, D. Lin, F. Gencarelli, J.-Y. J. Lin, R. Chen, O. 
Richard, H. Bender, B. Magyari-kope, M. Caymax, J. Dekoster, Y. Nishi, and 
K. C. Saraswat, “Towards high mobility GeSn channel nMOSFETs: improved 
surface passivation using novel ozone oxidation method,” in IEDM Tech. Dig., 
2012, pp. 375. 
[31] N. Wu, Q. C. Zhang, D. S. H. Chan, N. Balasubramanian, and C. X. Zhu, 
“Gate first germanium nMOSFET with CVD HfO2 gate dielectric and silicon 
surface passivation,”  IEEE Electron Device Lett., vol. 27, no.6, pp. 479, 2006.  
[32] J. H. Park, M. Tada, D. Kuzum, P. Kapur, H. Y. Yu, H. S. P. Wong, K. C. 
Saraswat, “Low temperature (≤380ºC) and high performance Ge CMOS 
technology with novel source/drain by metal-induced dopant activation and 
high-k/metal gate stack for monolithic 3D integration,” in IEDM Tech. Dig., 
2008, pp. 389.   
154 
 
[33] H. Y. Yu, M. Kobayashi, W. S. Jung, A. K. Okyay, Y. Nishi, and K. C. 
Saraswat, “High performance n-MOSFETs with novel source/drain on 
selectively grown Ge on Si for monolithic integration,” in IEDM Tech. Dig., 
2009, pp. 686. 
[34] K. Morii, T. Iwasaki, R. Nakane, M. Takenaka, and S. Takagi, “High 
performance GeO2/Ge nMOSFETs with source/drain junctions formed by gas 
phase doping,” in IEDM Tech. Dig., 2009, pp. 681.  
[35] W. B. Chen, B. S. Shie, A. Chin, K. C. Hsu, and C. C. Chi, “Higher-k metal-
gate/high-k/Ge n-MOSFETs with <1nm EOT using laser annealing,” in IEDM 
Tech. Dig., 2010, pp. 420.  
[36] Y. C. Fu, W. Hsu, Y. T. Chen, H. S. Lan, C. H. Lee, H. C. Chang, H. Y. Lee, 
G. L. Luo, C. H. Chien, C. W. Liu, C. M. Hu, and F. L. Yang, “High mobility 
high on/off ratio C-V dispersion-free Ge n-MOSFETs and their strain 
response,” in IEDM Tech. Dig., 2010, pp. 432.  
[37] R. Zhang, N. Taoka, P. C. Huang, M. Takenaka, and S. Takagi, “1-nm-thick 
EOT high mobility Ge n- and p-MOSFETs with ultrathin GeOx/Ge MOS 
interfaces fabricated by plasma post oxidation,” in IEDM Tech. Dig., 2011, pp. 
642.  
[38] S. Gupta, B. Vincent, D. H. C. Lin, M. Gunji, A. Firrincieli, F. Gencarelli, B. 
Magyari-kope, B. Yang, B. Douhard, J. Delmotte, A. Franquet, M. Caymax, J. 
Dekoster, Y. Nishi, and K. C. Saraswat, “GeSn channel nMOSFETs: material 
potential and technological outlook,” in VLSI Symp. Tech. Dig., 2012, pp. 95. 
[39] G. Han, S. Su, L. Wang, W. Wang, X. Gong, Y. Yang, P. Guo, C. Guo, G. 
155 
 
Zhang, J. Pan, Z. Zhang, C. Xue, B. Cheng, and Y.-C. Yeo, “Strained 
germanium-tin (GeSn) n-channel MOSFETs featuring low temperature n
+
/p 
junction formation and GeSnO2 interfacial layer,” in VLSI Symp. Tech. Dig., 
2012, pp. 97. 
[40] S. Datta, “III-V field-effect transistors for low power digital logic 
applications,” Microelectronic. Engineering, vol. 84, pp. 2133, 2007.   
[41] R. J. W. Hill, C. Park, J. Barnett, J. Price, J. Goel, W. Y. Loh, J. Oh, C. E. 
Smith, P. Kirsch, P. Majhi, and R. Jammy, “Self-aligned III-V MOSFETs 
heterointegrated on a 200 mm Si substrate using an industry standard process 
flow,” in IEDM Tech. Dig., 2010, pp. 130.   
[42] D.-H. Kim and J. A. del Alamo, “Logic-performance of 40 nm InAs HEMTs,” 
in IEDM Tech. Dig., 2007, pp. 629. 
[43] T.-W. Kim, D.-H. Kim, and J. A. del Alamo, “60 nm self-aligned-gate InGaAs 
HEMTs with record high-frequency characteristics,” in IEDM Tech. Dig., 
2010, pp. 696.   
[44] Y. Q. Wu, M. Xu, R. S. Wang, O. Koybasi, and P. D. Ye, “High performance 
deep-submicron inversion-mode InGaAs MOSFETs with maximum Gm 
exceeding 1.1 mS/µm: new HBr pretreatment and channel engineering,” in 
IEDM Tech. Dig., 2009, pp. 323. 
[45] Y. Xuan, T. Shen, Y. Q. Wu, and P. D. Ye, “High performance surface 
channel In-rich In0.75Ga0.25As MOSFETs with ALD high-k as gate dielectrics,” 
in IEDM Tech. Dig., 2008, pp. 371. 
[46] J. Huang, N. Goel, H. Zhao, C. Y. Kang, K. S. Min, G. Bersuker, S. 
156 
 
Oktyabrsky, C. K. Gaspe, M. B. Santos, P. Majhi, P. D. Kirsch, H.-H. Tseng, J. 
C. Lee, and R. Jammy, “InGaAs MOSFET performance and reliability 
improvement by simultaneous reduction of oxide and interface charge in ALD 
(La)AlOx/ZrO2 gate stack,” in IEDM Tech. Dig., 2009, pp. 335. 
[47] H.-C. Chin, X. Gong, X. Liu, Z. Lin, and Y.-C. Yeo, “Strained In0.53Ga0.47As 
n-MOSFETs: performance boost with in-situ doped lattice-mismatched 
source/drain stressors and interface engineering,” in VLSI Symp. Tech. Dig., 
2009, pp. 244. 
[48] J. Lin, S. Lee, H.-J. Oh, W. Yang, G. Q. Lo, D. L. Kwong and D. Z. Chi, 
“Plasma PH3-passivated high mobility inversion InGaAs MOSFET fabricated 
with self-aligned gate-first process and HfO2/TaN gate stack,” in IEDM Tech. 
Dig., Dec. 2008, pp. 401. 
[49] H. J. Oh, J. Q. Lin, S. A. B. Suleiman, G. Q. Lo, D. L. Kwong, D. Z. Chi, and 
S. J. Lee, “Thermally robust phosphorous nitride interface passivation for 
InGaAs self-aligned gate first n-MOSFET integrated with high-k dielectric,” 
in IEDM Tech. Dig., 2009, pp. 339. 
[50] M. Radosavljevic, B. Chu-Kung, S. Corcoran, G. Dewey, M. K. Hudait, J. M. 
Fastenau, J. Kavalieros, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, N. 
Mukherjee, W. Rachmady, U. Shah, and R. Chau, “Advanced high-k gate 
dielectric for high-performance short-channel In0.7Ga0.3As quantum well field 
effect transistors on silicon substrate for low power logic applications,” in 
IEDM Tech. Dig., 2009, pp. 319.   
[51] A. Nainani, T. Irisawa, Z. Yuan, Y. Sun, T. Krishnamohan, M. Reason, B. R. 
157 
 
Bennett, J. B. Boos, M. G. Ancona, Y. Nishi, and K. C. Saraswat, 
“Development of high-k dielectric for antimonides and a sub 350 ˚C III-V 
pMOSFET outperforming germanium,” in IEDM Tech. Dig., 2010, pp. 138.   
[52] W. Chern, P. Hashemi, J. T. Teherani, T. Yu, Y. Dong, G. Xia, D. A. 
Antoniadis, and J. L. Hoyt, “High mobility high-k-all-around asymmetrically 
strained germanium nanowire trigate p-MOSFETs,” in IEDM Tech. Dig., 
2012, pp. 387.   
[53] T. Penna, B. Tell, A. S. H. Liao, T. J. Bridges, and G. Burkhardt, “Ion 
implantation of Si and Se donors in In0.53Ga0.47As,” J. Appl. Phys., vol. 57, no. 
2, pp. 351, 1985. 
[54] F. Hyuga, H. Yamazaki, K. Watanabe, and J. Osaka, “Activation efficiency 
improvement in Si implanted GaAs by P coimplantation,” Appl. Phys. Lett., 
vol. 50, no. 22, pp. 1592, 1987. 
[55] U. Singisetti, M. A. Wistey, G. J. Burek, A. K. Baraskar, J. Cagnon, B. 
Thibeault, A. C. Gossard, S. Stemmer, and M. J. W. Rodwell, “Enhancement 
mode In0.53Ga0.47As MOSFET with self-aligned epitaxial source/drain 
regrowth,” IEEE Indium Phosphide Related Materials Conf., 2009, pp. 120. 
[56] H. Zhao, Y.-T. Chen, J. H. Yum, Y. Wang, N. Goel, and J. C. Lee, “High 
performance In0.7Ga0.3As metal-oxide-semiconductor transistors with 
mobility > 4400 cm
2/Vs using InP barrier layer,” Appl. Phys. Lett., vol. 94, 
193502, 2009.   
[57] P. Zimmerman, G. Nicholas, B. De Jaeger, B. Kaczer, A. Stesmans, L.-A. 
Ragnarsson, D. P. Brunco, F. E. Leys, M. Caymax, G. Winderickx, K. 
158 
 
Opsomer, M. Meuris, and M. M. Heyns, “High performance Ge pMOS 
devices using a Si-compatible process flow,” in IEDM Tech. Dig., 2006, pp. 
192. 
[58] J. Mitard, B. De Jaeger, F. E. Leys, G. Hellings, K. Martens, G. Eneman, D. P. 
Brunco, R. Loo, J. C. Lin, D. Shamiryan, T. Vandeweyer, G. Winderickx, E. 
Vrancken, C. H. Yu, K. De Meyer, M. Caymax, L. Pantisano, M. Meuris, and 
M. M. Heyns, “Record ION/IOFF performance for 65 nm Ge pMOSFET and 
novel Si passivation scheme for improved EOT scalability,” in IEDM Tech. 
Dig., 2008, pp. 873. 
[59] J. Mitard, C. Shea, B. DeJaeger, A. Pristera, G. Wang, M. Houssa, G. Eneman, 
G. Hellings, W. E. Wang, J. C. Lin, F. E. Leys, R. Loo, G. Winderickx, E. 
Vrancken, A. Stesmans, K. DeMeyer, M. Caymax, L. Pantisano, M. Meuris, 
and M. Heyns, “Impact of EOT scaling down to 0.85 nm on 70 nm Ge pFETs 
technology with STI,” in VLSI Symp. Tech. Dig., 2009, pp. 82. 
[60] R. Pillarisetty, B. Chu-Kung, S. Corcoran, G. Dewey, J. Kavalieros, H. Kennel, 
R. Kotlyar, V. Le, D. Lionberger, M. Metz, N. Mukherjee, J. Nah, W. 
Rachmady, M. Radosavljevic, U. Shah, S. Taft, H. Then, N. Zelick, and R. 
Chau, “High mobility strained germanium quantum well field effect transistor 
as the p-channel device option for low power (Vcc = 0.5 V) III–V CMOS 
architecture,” in IEDM Tech. Dig., 2010, pp. 150. 
[61] W. Wegscheider, K. Eberl, U. Menczigar, and G. Abstreiter, “Single crystal 
Sn/Ge super-lattices on Ge substrates: growth and structural properties,” 
Applied Physics Letters, vol. 57, pp. 875, 1990.   
159 
 
[62] M. Yang, E. P. Gusev. M. Ieong, O. Gluschenkov, D. C. Boyd, K. K. Chan, P. 
M. Kozlowski, C. P. D’Emic, R. M. Sicina, P. C. Jamison, and A. I. Chou, 
“Performance dependence of CMOS on silicon substrate orientation for 
ultrathin oxynitride and HfO2 gate dielectrics,” IEEE Trans. Electron Devices, 
vol. 24, no. 5, pp. 339, 2003. 
[63] H. S. Momose, T. Ohguro, S. I. Nakamura, Y. Toyoshima, H. Ishiuchi, H. 
Iwai, “Ultrathin gate oxide CMOS on (111) surface-oriented Si substrate,” 
IEEE Trans. Electron Devices, vol. 49, no. 9, pp. 1597, 2003. 
[64] H. Shang, K.-L. Lee, P. Kozlowski, C. D’emic, I. Babich, E. Sikorski, M. 
Ieong, H.-S. P. Wong, K. Guarini, and W. Haensch,“Self-aligned n-channel 
germanium MOSFETs with a thin Ge-oxynitride gate dielectric and tungsten 
gate,” IEEE Electron Device Lett., vol. 25, no. 3, pp. 135, 2004. 
[65] D. Kuzum, A. J. Pethe, T. Krishinamohan, and K. C. Saraswat, “Ge (100) and 
(111) N- and P- PFETs with high mobility and low-T mobility 
characterization,” IEEE Trans. Electron Devices, vol. 56, no. 4, pp. 648, 2009. 
[66]  C. Auth, C. Allen, A. Blattner, D. Bergstrom, M. Brazier, M. Bost, M. 
Buehler, V. Chikarmane, T. Glassman, R. Grover, W. Han, D. Hanken, M. 
Hattendorf, P. Hentges, R. Heussner, J. Hicks, D. Ingerly, P. Jain, S. Jaloviar, 
and R. James, “A 22 nm high performance and low-power CMOS technology 
featuring fully-depleted tri-gate transistors, self-aligned contacts and high 
density MIM capacitors,” in VLSI Symp. Tech. Dig., 2012, pp. 131. 
[67] H.-C. Chin, X. Gong, L. Wang, H. K. Lee, L. Shi, and Y.-C. Yeo, “III-V 
multiple-gate field-effect transistors with high-mobility In0.7Ga0.3As channel 
160 
 
and epi-controlled retrograde-doped fin,” IEEE Electron Device Lett., vol. 32, 
no. 2, pp. 146, 2011.   
[68] M. Radosavljevic, G. Dewey, J. M. Fastenau, J. Kavalieros, R. Kotlyar, B. 
Chu-Kung, W. K. Liu, D. Lubyshev, M. Metz, and K. Millard, “Non-planar, 
multi-gate InGaAs quantum well field effect transistors with high-k gate 
dielectric and ultra-scale gate-to-source separation for low power logic 
applications,” in IEDM Tech. Dig., 2010, pp. 126.   
[69] J. J. Gu, Y. Q. Liu, Y. Q. Wu, R. Colby, R. G. Gordon, and P. D. Ye, “First 
experimental demonstration of gate-all-around III-V MOSFETs by top-down 
approach,” in IEDM Tech. Dig., 2011, pp. 769.   
[70] X. Zhang, H. Guo, X. Gong, and Y.-C. Yeo, “Multiple-gate In0.53Ga0.47As 
channel n-MOSFETs with self-aligned Ni-InGaAs contacts,” ECS Journal of 
Solid-State Science & Technology, vol. 1, no. 2, pp. 82, 2012. 
[71] J. Xiang, W. Lu, Y. Hu, Y. Wu, H. Yan, and C. M. Lieber, “Ge/Si nanowire 
heterostructures as high-performance field-effect transistors,” Nature, vol. 441, 
pp. 489, 2006. 
[72] J. Feng, R. Woo, S. Chen, Y. Liu, P. B. Griffin, and J. D. Plummer, “P-
channel germanium FinFET based on rapid melt growth,” IEEE Electron 
Device Lett., vol. 28, no. 7, pp. 637, 2007.  
[73] S.-H. Hsu, C.-L. Chu, W.-H. Tu, Y.-C. Fu, P.-J. Sung, H.-C. Chang, Y.-T. 
Chen, L.-Y. Cho, W. Hsu, G.-L. Luo, C. W. Liu, C. Hu, and F.-L. Yang, 
“Nearly defect free Ge gate-all-around FETs on Si substrates,” in IEDM Tech. 
Dig., 2011, pp. 292. 
161 
 
[74] J. Feng, G. Thareja, M. Kobayashi, S. Chen, A. Poon, Y. Bai, P. B. Griffin, S. 
S. Wong, Y. Nishi, and J. D. Plummer, “High-performance gate-all-around 
GeOI p-MOSFETs fabricated by rapid melt growth using plasma nitridation 
and ALD Al2O3 gate dielectric and self-aligned NiGe contacts,” IEEE 
Electron Device Lett., vol. 29, no. 7, pp. 805, 2008. 
[75] J. W. Peng, N. Singh, G. Q. Lo, D. L. Kwong, and S. J. Lee, “CMOS 
compatible Ge/Si core/shell nanowire gate-all-around pMOSFET integrated 
with HfO2/TaN gate stack,” in IEDM Tech. Dig., 2009, pp. 301. 
[76] K. Ikeda, M. Ono, D. Kosemura, K. Usuda, M. Oda, Y. Kamimuta, T. Irisawa, 
Y. Moriyama, A. Ogura, and T. Tezuka, “High-mobility and low-parasitic 
resistance characteristics in strained Ge nanowire pMOSFETs with metal 
source/drain structure formed by doping-free processes,” in VLSI Symp. Tech. 
Dig., 2012, pp. 165. 
[77] W. Chern, P. Hashemi, J. T. Teherani, T. Yu, Y. Dong, G. Xia, D. A. 
Antoniadis, and J. L. Hoyt, “High mobility high-k-all-around asymmetrically-
strained germanium nanowire trigate p-MOSFETs,” in IEDM Tech. Dig., 
2012, pp. 387. 
[78] K. J. Kuhn, “Considerations for Ultimate CMOS Scaling,” IEEE Trans. 
Electron Devices, vol. 59, No. 7, pp. 1813, 2012. 
[79] C. P. Chen, T. D. Lin, Y. J. Lee, Y. C. Chang, M. Hong, and J. Kwo, “Self-
aligned inversion n-channel In0.2Ga0.8As/GaAs metal-oxide-semiconductor 
field-effect-transistors with TiN gate and Ga2O3(Gd2O3) dielectric,” Solid-
State Electron, vol. 52, no. 10, pp. 1615, 2008. 
162 
 
[80] J. F. Zheng, W. Tsai, T. D. Lin, Y. J. Lee, C. P. Chen, M. Hong, J. Kwo, S. 
Cui, and T. P.  Ma, “Ga2O3(Gd2O3)/Si3N4 dual-layer gate dielectric for 
InGaAs enhancement mode metal-oxide-semiconductor field-effect transistor 
with channel inversion,” Appl. Phys. Lett., vol. 91, no. 22, 223502, 2007. 
[81] D. Lin, G. Brammertz, S. Sioncke, C. Fleischmann, A. Delabie, K. Martens, H. 
Bender, T. Conard, W. H. Tseng, J. C. Lin, W. E. Wang, K. Temst, A. 
Vatomme, J. Mitard, M. Caymax, M. Meuris, M. Heyns, and T. Hoffmann, 
“Enabling the high-performance InGaAs/Ge CMOS: a common gate stack 
solution,” in IEDM Tech. Dig., 2009, pp. 327. 
[82] Y. Xuan, Y. Q. Wu, T. Shen, T. Yang, and P. D. Ye, “High performance 
submicron inversion-type enhancement-mode InGaAs MOSFETs with ALD 
Al2O3, HfO2, and HfAlO as gate dielectrics,” in IEDM Tech. Dig., 2007, pp. 
637. 
[83] N. Goel, D. Heh, S. Koveshnikov, I. Ok, S. Oktyabrsky, V. Tokranov, R. 
Kambhampatic, M. Yakimov, Y. Sun, P. Pianetta, C. K. Gaspe, M. B. Santos, 
J. Lee, S. Datta, P. Majhi, and W. Tsai, “Addressing the gate stack challenge 
for high mobility InxGa1-xAs channels for NFETs,” in IEDM Tech. Dig., 2008, 
pp. 363. 
[84] M. Zhu, C. H. Tung, and Y.-C. Yeo, “Aluminum oxynitride interfacial 
passivation layer for high-permittivity gate dielectric stack on gallium 
arsenide,” Appl. Phys. Lett., vol. 89, no. 20, 202903, 2006. 
163 
 
[85] H.-C. Chin, X. Liu, X. Gong, and Y.-C. Yeo, “Silane and ammonia surface 
passivation technology for high mobility In0.53Ga0.47As MOSFETs,” IEEE 
Trans. Electron Devices, vol. 57, no. 5, pp. 973, 2010. 
[86] H.-C. Chin, M. Zhu, C.-H. Tung, G. S. Samudra, and Y.-C. Yeo, “In situ 
surface passivation and CMOS-compatible palladium-germanium contacts for 
surface-channel gallium arsenide MOSFETs,” IEEE Electron Device Lett., vol. 
29, no. 6, pp. 553, 2008. 
[87] H.-C. Chin, B. Wang, P.-C. Lim, L.-J. Tang, C.-H. Tung, and Y.-C. Yeo, 
“Study of surface passivation of strained indium gallium arsenide by vacuum 
annealing and silane treatment,” J. Applied Physics, vol. 104, no. 9, 093527, 
2008.  
[88] H.-C. Chin, M. Zhu, G. S. Samudra, and Y.-C. Yeo, “N-channel GaAs 
MOSFET with TaN/HfAlO gate stack formed using in situ vacuum anneal and 
silane passivation,” J. Electrochemical Society, vol. 155, no. 7, pp. H464, 
2008.  
[89] H.-C. Chin, M. Zhu, X. Liu, H.-K. Lee, L. Shi, L.-S. Tan, and Y.-C. Yeo, 
“Silane-ammonia surface passivation for gallium arsenide surface-channel n-
MOSFETs,” IEEE Electron Device Lett., vol. 30, no. 2, pp. 110, 2009.  
[90] U. Singisetti, M. A. Wistey, G. J. Burek, A. K. Baraskar. J. Cagnon, B. J. 
Thibeault, S. Stemmer, A. C. Gossard, and M. J. W. Rodwell, “0.37 mS/µm 
In0.53Ga0.47As MOSFET with 5 nm channel and self-aligned epitaxial raised 
source/drain,” IEEE Device Research Conf., 2009, pp. 253. 
164 
 
[91] U. Singisetti, M. A. Wistey, G. J. Burek, A. K. Baraskar, B. J. Thibeault, A. C. 
Gossard, M. J. Rodwell, B. Shin, E. J. Kim, P. C. McIntyre, B. Yu, Y. Yuan, 
D. Wang, Y. Taur, P. Asbeck, and J. Y. Lee, “In0.53Ga0.47As channel 
MOSFETs with self-aligned InAs source/drain formed by MEE regrowth,” 
IEEE Electron Device Lett., vol. 30, no. 11, pp. 1128, 2009. 
[92] T. Kanazawa, K. Wakabayashi, H. Saito, R. Terao, T. Tajima, S. Ikeda, Y. 
Miyamoto, and K. Furuya, “Submicron InP/InGaAs composite channel 
MOSFETs with selectively regrown N
+
-source/drain buried in channel 
undercut,” IEEE Indium Phosphide Related Materials Conf., 2010, pp. 1. 
[93] T. Kanazawa, K. Wakabayashi, H. Saito, R. Terao, S. Ikeda, Y. Miyamoto, 
and K. Furuya, “Submicron InP/InGaAs composite-channel metal metal-
oxide-semiconductor-field-effect transistor with selectively regrown n
+
-
source,”  Appl. Phys. Express, vol. 3, no. 9, 094201, 2010. 
[94] X. Gong, H.-C. Chin, S.-M. Koh, L. Wang, Ivana, Z. Zhu, B. Wang, C. K. 
Chia, and Y.-C. Yeo, “Source/drain engineering for In0.7Ga0.3As n-channel 
metal-oxide-semiconductor field-effect transistors: raised source/drain with in 
situ doping for series resistance reduction,” Jpn. J. Appl. Phys., vol. 50, 
04DF01, 2011. 
[95] D. K. Schroder, “Semiconductor Material and Device Characterization,” 2nd 
ed., Wiley, New York (1998). 
[96] S. M. Sze, “Physics of Semiconductor Devices,” 2nd ed., Wiley, New York 
(1981).   
165 
 
[97] A. Dixit, A. Kottantharayil, N. Collaert, M. Goodwin, M. Jurczak, and K. De 
Meyer, “Analysis of the parasitic S/D resistance in multiple-gate FETs,” IEEE 
Trans. Electron Devices, vol. 52, no. 6, pp. 1132, 2005. 
[98] H.-C. Chin, X. Gong, X. Liu, and Y.-C. Yeo, “Lattice mismatched 
In0.4Ga0.6As source/drain stressors with in situ doping for strained 
In0.53Ga0.47As channel n-MOSFETs,” IEEE Electron Device Lett., vol. 30, no. 
8, pp. 805, 2009.  
[99] S. Takagi and M. Takenaka, “III-V/Ge CMOS technologies on Si platform,” 
in VLSI Symp. Tech. Dig., 2010, pp. 147. 
[100] M. Heyns and W. Tsai, “Ultimate scaling of CMOS logic devices with Ge and 
III-V materials,” in Materials Research Society, MRS Bulletin, vol. 34, pp. 
485, 2009.   
[101] M. Yokoyama, S. H. Kim, R. Zhang, N. Taoka, Y. Urabe, T. Maeda, H. 
Takagi, and T. Yasuda, “CMOS integration of InGaAs nMOSFETs and Ge 
pMOSFETs with self-align Ni-based metal S/D using direct wafer bonding,” 
in VLSI Symp. Tech. Dig., 2011, pp. 60.   
[102] S. Datta, G. Dewey, J. M. Fastenau, M. K. Hudait, D. Loubychev, W. K. Liu, 
M. Radosavljevic, W. Rachmady, and R. Chau, “Ultrahigh-speed 0.5 V supply 
voltage In0.7Ga0.3As quantum-well transistors on silicon substrate,” IEEE 
Electron Device Lett., vol. 28, no. 8, pp. 685, 2007. 
[103] X. Zhang, H. Guo, X. Gong, Q. Zhou, Y.-R. Lin, H.-Y. Lin, C.-H. Ko, C. H. 
Wann, and Y.-C. Yeo, “In0.7Ga0.3As channel n-MOSFET with self-aligned Ni-
166 
 
InGaAs source and drain,” Electrochemical Solid-State Lett., vol. 14, no. 2, pp. 
H60, 2011.  
[104] X. Zhang, H. Guo, H.-Y. Lin, Ivana, X. Gong, Q. Zhou, Y.-R. Lin, C.-H. Ko, 
C. H. Wann, and Y.-C. Yeo, “Reduction of off-state leakage current in 
In0.7Ga0.3As channel n-MOSFETs with self-aligned Ni-InGaAs contact 
metallization,” Electrochemical Solid-State Lett., vol. 14, no. 5, pp. H212, 
2011.   
[105] F. Ren, J. M. Kuo, M. Hong, W. S. Hobson, J. R. Lothian, J. Lin, H. S. Tsai, J. 
P. Mannaerts, J. Kwo, S. N. G. Chu, Y. K. Chen, and A. Y. Cho, 
“Ga2O3(Gd2O3)/InGaAs enhancement-mode n-channel MOSFET’s,” IEEE 
Electron Device Lett., vol. 19, no. 8, pp. 309, 1998. 
[106] J. F. Zheng, W. Tsai, T. D. Lin, Y. J. Lee, C. P. Chen, M. Hong, J. Kwo, S. 
Cui, and T. P. Ma, “Ga2O3(Gd2O3)/Si3N4 dual-layer gate dielectric for InGaAs 
enhancement mode metal-oxide-semiconductor field-effect transistor with 
channel inversion,” Appl. Phys. Lett., vol. 91, no. 22, 223502, 2007. 
[107] T. Hoshii, S. Lee, R. Suzuki, N. Taoka, M. Yokoyama, H. Yamada, M. Hata, 
T. Yasuda, M. Takenaka, and S. Takagi, “Reduction in interface state density 
of Al2O3/InGaAs metal-oxide-semiconductor interfaces by InGaAs surface 
nitridation,” J. Applied Physics, vol. 112, no. 7, 073702, 2012. 
[108] H. Zhao, N. Kong, Y.-T. Chen, Y. Wang, F. Xue, F. Zhou, S. K. Banerjee, and 
J. C. Lee, “Effects of InP barrier layer thicknesses and different ALD oxides 
on device performance of In0.7Ga0.3As MOSFETs,” in Device Research 
Conference, 2010, pp. 55.   
167 
 
[109] N. Taoka, M. Yokoyama, S. H. Kim, R. Suzuki, R. Iida, S. Lee, T. Hoshii, W. 
Jevasuwan, T. Maeda, T. Yasuda, O. Ichikawa, N. Fukuhara, M. Hata, M. 
Takenaka, and S. Takagi, “Impact of Fermi level pinning inside conduction 
band on electron mobility of InxGa1-xAs MOSFETs and mobility enhancement 
by pinning modulation,” in IEDM Tech. Dig., 2011, pp. 610. 
[110] G. Groeseneken, H. E. Maes, N. Beltran, and R. F. D. Keersmaecker, “A 
reliable approach to charge-pumping measurements in MOS transistors,” 
IEEE Trans. Electron Devices, vol. 31, vol. ED-31, pp. 42, Jan. 1984. 
[111] S. Oktyabrsky and P. D. Ye, “Fundamentals of III-V semiconductor 
MOSFETs,” Springer, New York (2009).   
[112] T. Sugawara, Y. Oshima, R. Sreenivasan, and P. C. Mclntyre, “Electrical 
properties of germanium/metal-oxide gate stacks with atomic layer deposition 
grown hafnium-dioxide and plasma-synthesized interface layers,” Appl. Phys. 
Lett., vol. 90, no. 11, 112912, 2007. 
[113] X. F. Zhang, J. P. Xu, C. X. Li, P. T. Lai, C. L. Chan, and J. G. Guan, 
“Improved electrical properties of Ge metal-oxide-semiconductor capacitor 
with HfTa-based gate dielectric by using TaOxNy interlayer,” Appl. Phys. Lett., 
vol. 92, no. 26, 262902, 2008. 
[114] A. Delabie, F. Bellenger, M. Houssa, T. Conard, S. V. Elshocht, M. Caymax, 
M. Heyns, and M. Meuris, “Effective electrical passivation of Ge(100) for 
high-k gate dielectric layers using germanium oxide,” Appl. Phys. Lett., vol. 
91, no. 8, 082904, 2007. 
168 
 
[115] V. V. Afanas’ev, A. Stesmans, A. Delabie, F. Bellenger, M. Houssa, and M. 
Meuris, “Electronic structure of GeO2-passivated interfaces of (100) Ge with 
Al2O3 and HfO2,” Appl. Phys. Lett., vol. 92, no. 2, 022109, 2008. 
[116] R. Xie, W. He, M. Yu, and C. Zhu, “Effects of fluorine incorporation and 
forming gas annealing on high-k gated germanium metal-oxide-semiconductor 
with GeO2 surface passivation,” Appl. Phys. Lett., vol. 93, no. 7, 073504, 2008. 
[117] H. Matsubara, T. Sasada, M. Takenaka, and S. Takagi, “Evidence of low 
interface trap density in GeO2/Ge metal-oxide-semiconductor structures 
fabricated by thermal oxidation,” Appl. Phys. Lett., vol. 93, no. 3, 032104, 
2008.  
[118] T. Takahashi, T. Nishimura, L. Chen, S. Sakata, K. Kita, and A. Toriumi, 
“Proof of Ge-interfacing concepts for metal/high-k/Ge CMOS: Ge-intimate 
material selection and interface conscious process flow,” in IEDM Tech. Dig., 
2007, pp. 697. 
[119] K. Kita, S. Suzuki, H. Nomura, T. Takahashi, T. Nishimura, and A. Toriumi, 
“Direct evidence of GeO volatilization from GeO2/Ge and impact of its 
suppression on GeO2/Ge metal-insulator-semiconductor characteristics,” Jpn. 
J. Appl. Phys., vol. 47, no. 4, pp. 2349, 2008. 
[120] D. Kuzum, A. J. Pethe, T. Krishnamohan, Y. Oshima, Y. Sun, J. P. McVittie, 
P. A. Pianetta, P. C. McIntyre, and K. C. Saraswat, “Interface-engineered Ge 
(100) and (111) N- and P-FETs with high mobility,” in IEDM Tech. Dig., 
2007, pp. 723. 
169 
 
[121] D. Kuzum, T. Krishnamohan, A. J. Pethe, A. K. Okyay, Y. Oshima, Y. Sun, J. 
P. McVittie, P. A. Pianetta, P. C. McIntyre, and K. C. Saraswat, “Ge-interface 
engineering with ozone oxidation for low interface-state density,” IEEE 
Electron Device Lett., vol. 29, no. 4, pp. 328, 2008. 
[122] Y. Miura and Y. Matukura, “Investigation of silicon-silicon dioxide interface 
using MOS structure,” Jpn. J. Appl. Phys., vol. 5, no. 2, pp. 180, 1966.  
[123] D. K. Schroder and J. A. Babcock, “Negative bias temperature instability: 
road to cross in deep submicron silicon semiconductor manufacturing,” J. 
Appl. Phys., vol. 94, no. 1, pp. 1, 2003. 
[124] D. K. Schroder, “Negative bias temperature instability: what do we 
understand,” Microelectronics Reliability, vol. 47, no. 6, pp. 841, 2007.  
[125] B. Kaczer, T. Grasser, P. J. Roussel, J. Martin-Martinez, R. O’Connor, B. J. 
O’Sullivan, G. Groeseneken, “Ubiquitous relaxation in BTI stressing-new 
evaluation and insights,” in Proc. IEEE IRPS, 2008, pp. 20.  
[126] S. Mahapatra and M. A. Alam, “Defect generation in p-MOSFETs under 
negative-bias stress: an experimental perspective,” IEEE Trans. Device Mater. 
Rel., vol. 8, no. 1, pp. 35, 2008. 
[127] A. Dimoulas, P. Tsipas, A. Sotiropoulos, and E. K. Evangelou, “Fermi-level 
pinning and charge neutrality level in germanium,” Appl. Phys. Lett., vol. 89, 
no. 25, 252110, 2006.  
[128] V. Reddy, A. T. Krishnan, A. Marshall, J. Rodriguez, S. Natarajan, T. Rosty, 
and S. Krishnan “Impact of negative bias temperature instability on digital 
circuit reliability,” IEEE Ann. Int. Rel. Symp., 2002, pp. 248. 
170 
 
[129] K. Saminadayar and J. Pfister, “Evolution of surface-states density of Si/wet 
thermal SiO2 interface during bias-temperature treatment,” Solid-State 
Electronics, vol. 20, no. 11, pp. 891, 1977.  
[130] M. F. Li, D. Huang, C. Shen, T. Yang, W. J. Liu, and Z. Liu, “Understand 
NBTI mechanism by developing novel measurement techniques,” IEEE Trans. 
Device Mater. Rel., vol. 8, no. 1, pp. 62, 2008. 
[131] Y. A. Goldberg and N. M. Schmidt, Handbook Series on Semiconductor 
Parameters.     London, U.K.: World Scientific, 1999.   
[132] L. Morassi, G. Verzellesi, H. Zhao, J. C. Lee, D. Veksler, and G. Bersuker, 
“Errors limiting split-CV mobility extraction accuracy in buried-channel 
InGaAs MOSFETs,” IEEE Trans. Electron Devices, vol. 69, no. 4, pp. 1068, 
2012. 
[133] A. Teramoto, T. Hamada, M. Yamamoto, P. Gaubert, H. Akahori, K. Nii, M. 
Hirayama, K. Arima, K. Endo, S. Sugawa, and H. Ohmi, “Very high carrier 
mobility for high-performance CMOS on a Si(110) surface,” IEEE Trans. 
Electron Devices, vol. 54, no. 6, pp. 1438-1444, Jun. 2007. 
[134] S. Takagi, A. Toriumi, M. Iwase, and H. Tango, “On the universality of 
inversion layer mobility in Si MOSFET's: part II: effects of surface 
orientation,” IEEE Trans. Electron Devices, vol. 41, no. 12, pp. 2363-2368, 
Dec. 1994. 
[135] Y.-J. Yang, W. S. Ho, C.-F. Huang, S. T. Chang, and C. W. Liu, “Electron 
mobility enhancement in strained-germanium n-channel metal-oxide-
171 
 
semiconductor field-effect transistors,” Appl. Phys. Lett., vol. 91, no. 10, pp. 
102103, Sep. 2001.  
[136] G. Han, S. Su, Q. Zhou, P. Guo, Y. Yang, C. Zhan, L. Wang, W. Wang, Q. 
Wang, C. Xue, B. Cheng, and Y.-C. Yeo, “Dopant segregation and nickel 
stanogermanide contact formation on p
+
 Ge0.947Sn0.053 source/drain,” IEEE 
Electron Device Lett., vol. 33, no. 5, pp. 634-636, May 2012. 
[137] G. Niu, J. Cressler, S. Mathew, and S. Subbanna, “A total resistance slope 
based effective channel mobility extraction method for deep sub-micrometer 
CMOS technology,” IEEE Trans. Electron Devices, vol. 46, no. 9, pp.1912-
1914, Sep. 1999. 
[138] C. Riddet, J. R. Watling, K. Chan, E. H. C. Parker, T. E. Whall, D. R. Leadley, 
and A. Asenov, “Hole mobility in germanium as a function of substrate and 
channel orientation, strain, doping, and temperature,” IEEE Trans. Electron 
Devices, vol. 59, no. 7, pp. 1878-1884, Jul. 2012. 
[139] S. Y. Chou and D. A. Antoniadis, “Relationship between measured and 
intrinsic transconductances of FET’s,” IEEE Trans. Electron Devices, vol. 
ED-34, no. 2, pp. 448-450, Feb. 1987. 
[140] J. Wang and M. Lundstrom, “Ballistic transport in high electron mobility 
transistors,” IEEE Trans. Electron Devices, vol. 50, no. 7, pp. 1604-1609, Jul. 
2003. 
[141] J. Lusakowski, W. Knap, Y. Meziani, J.-P. Cesso, A. EI Fatimy, R. Tauk, N. 
Dyakonova, G. Ghibaudo, F. Boeuf, and T. Stotnicki, “Ballistic and pocket 
172 
 
limitations of Mobility in nanometer Si metal-oxide semiconductor field-effect 
transistors,” Appl. Phys. Lett., vol. 87, no. 5,  053507, Aug. 2005. 
[142] Y. Q. Wu, R. S. Wang, T. Shen, J. J. Gu, and P. D. Ye, “First experimental 
demonstration of 100 nm inversion-mode InGaAs FinFET through damage-
free sidewall etching,” in IEDM Tech. Dig., 2009, pp. 331-334.  
[143] K. W. Ang, K. J. Chui, V. Bliznetsov, A. Du, N. Balasubramanian, M. F. Li, 
G. Samudra, and Y.-C. Yeo, “Enhanced performance in 50 nm N-MOSFETs 
with silicon-carbon source/drain regions,” in IEDM Tech. Dig., 2004, pp. 
1069-1071. 
[144] K.-J. Chui, K.-W. Ang, N. Balasubramanian, M.-F. Li, G. Samudra, and Y.-C. 
Yeo, “NMOSFET with silicon-carbon source/drain for enhancement of carrier 
transport,” IEEE Trans. Electron Devices, vol. 54, no. 2, pp. 249-256, 2007. 
[145] K.-W. Ang, K.-J. Chui, V. Bliznetsov, Y. Wang, L.-Y. Wong, C.-H.Tung, N. 
Balasubramanian, M. F. Li, G. S. Samudra, and Y.-C. Yeo, “Thin body 
silicon-on-insulator N-MOSFET with silicon-carbon source/drain regions for 
performance enhancement,” in IEDM Tech. Dig., 2005, pp. 503-506. 
[146] K.-J. Chui, K.-W. Ang, H.-C. Chin, C. Shen, L.-Y. Wong, C.-H. Tung, N. 
Balasubramanian, M. F. Li, G. S. Samudra, and Y.-C. Yeo, “Strained silicon-
on-insulator n-channel transistor with silicon-carbon source/drain regions for 
carrier transport enhancement,” IEEE Electron Device Letters, vol. 27, no. 9, 
pp. 778-780, 2006. 
173 
 
[147] Y.-C. Yeo and J. Sun, “Finite element study of strain distribution in transistor 
with silicon-germanium source and drain regions,” Appl. Phys. Lett., vol. 86, 
no. 2, 023103, 2005. 
[148] S. Mayuzumi, J. Wang, S. Yamakawa, Y. Tateshita, T. Hirano, M. Nakata, S. 
Yamaguchi, Y. Yamamoto, Y. Miyanami, I. Oshiyama, K. Tanaka, K. Tai, K. 
Ogawa, K. Kugimiya, Y. Nagahama, Y. Hagimoto, R. Yamamoto, S. Kanda, 
K. Nagano, H. Wakabayashi, Y. Tagawa, M. Tsukarnoto, H. Iwamoto, M. 
Saito, S. Kadomura, and N. Nagashima, “Extreme high-performance n- and p-
MOSFETs boosted by dual-metal/high-k gate damascene process using top-
cut dual stress liners on (100) substrates,” in IEDM Tech. Dig., 2007, pp. 293. 
[149] S. Suthram, M. M. Hussain, H. R. Harris, C. Smith, H. H. Tseng, R. Jammy, 
and S. E. Thompson, “Comparison of uniaxial wafer bending and contact-
etch-stop-liner stress induced performance enhancement on double-gate 
FinFETs,” IEEE Electron Device Lett., vol. 29, no. 5, pp. 480, 2008. 
[150] K.-M. Tan, M. Zhu, W.-W. Fang, M. Yang, T.-Y. Liow, R. T. P. Lee, K. M. 
Hoe, C.-H. Tung, N. Balasubramanian, G. S. Samudra, and Y.-C. Yeo, “A 
high stress liner comprising diamond-like carbon (DLC) for strained p-
channel MOSFET,” IEEE Electron Device Lett., vol. 29, no. 2, pp. 192, 2008. 
[151] J. J. Gu, X. W. Wang, H. Wu, J. Shao, A. T. Neal, M. J. Manfra, R. G. Gordon, 
and P. D. Ye, “20-80 nm channel length InGaAs gate-all-around nanowire 
MOSFETs with EOT = 1.2 nm and lowest SS = 63 mV/dec,” in IEDM Tech. 





List of Publications 
Journal Publications 
[1] X. Gong, H.-C. Chin, S.-M. Koh, L. Wang, Ivana, Z. Zhu, B. Wang, C. K. 
Chia, and Y.-C. Yeo, “Source/drain engineering for In0.7Ga0.3As n-channel 
metal-oxide-semiconductor field-effect transistors: raised source/drain with in 
situ doping for series resistance reduction,” Japanese J. Applied Physics, vol. 
50, no. 4, 04DF01, 2011. 
 
[2]  X. Gong, Ivana, H.-C. Chin, Z. Zhu, Y.-R Lin, C.-H. Ko, C. H. Wann, and 
Y.-C. Yeo, "Self-aligned gate-first In0.7Ga0.3As N-MOSFET an InP capping 
layer for performance enhancement," Electrochemical and Solid-State Letters, 
vol. 14, no. 3, pp. H117-H119, 2011. 
 
[3] X. Gong, G. Han, F. Bai, S. Su, P. Guo, Y. Yang, R. Cheng, D. Zhang, G. 
Zhang, C. Xue, B. Cheng, J. Pan, Z. Zhang, E. S. Tok, D. Antoniadis, and Y.-
C. Yeo, “Germanium-tin (GeSn) p-channel MOSFETs fabricated on (100) and 
(111) surface orientations with sub-400 °C Si2H6 passivation,” IEEE Electron 
Device Letters, vol. 34, 2013. 
 
[4] Xiao Gong, G. Han, B. Liu, L. Wang, W. Wang, Y. Yang,  E. Kong, S. Su, B. 
Cheng, and Yee-Chia Yeo, “Sub-400 ºC Si2H6 passivation, HfO2 gate 
Dielectric, and single TaN metal gate: a common gate stack technology for 
In0.7Ga0.3As and Ge1-xSnx CMOS,” Submitted to IEEE Trans. Electron 
Devices. 
 
[5] X. Gong, G. Han, S. Su, F. Bai, P. Guo, R. Cheng, Y. Yang, W. Wang, D. 
Zhang, G. Zhang, C. Xue, B. Cheng, and Yee-Chia Yeo, “Si2H6 and (NH4)2S 
passivation techniques and effect on the electrical characteristics of 
germanium-tin (GeSn) p-channel MOSFETs,” To be submitted to 
Electrochemical and Solid-State Letters. 
 
[6] H.-C. Chin, X. Gong, X. Liu, and Y.-C. Yeo, “Lattice mismatched 
In0.4Ga0.6As source/drain stressors with in situ doping for strained 
175 
 
In0.53Ga0.47As channel n-MOSFETs,” IEEE Electron Device Letters, vol. 30, 
no. 8, pp. 805, 2009. 
 
[7] H.-C. Chin, X. Gong, L. Wang, and Y.-C. Yeo, “Fluorine incorporation in 
HfAlO gate dielectric for defect passivation and effect on electrical 
characteristics of In0.53Ga0.47As n-MOSFETs,” Electrochemical and Solid-
State Letters, vol. 13, no. 12, pp. H440-H442, 2010. 
 
[8] H.-C. Chin, X. Gong, T. K. Ng, W. K. Loke, C. P. Wong, Z. Shen, S. 
Wicaksono, S. F. Yoon, and Y.-C. Yeo, “Nanoheteroepitaxy of gallium 
arsenide on strain-compliant silicon-germanium nanowires,” J. Applied 
Physics, vol. 107, 024312, 2010. 
 
[9] H.-C. Chin, X. Gong, L. Wang, H. K. Lee, L. Shi, and Y.-C. Yeo, “III-V 
multiple-gate field-effect-transistors (MuGFETs) with high mobility 
In0.7Ga0.3As channel and epi-controlled retrograde-doped fin,” IEEE Electron 
Device Letters, vol. 32, no. 2, pp. 146, 2011. 
 
[10] Z. Zhu, X. Gong, Ivana, and Y.-C. Yeo, “In0.53Ga0.47As channel N-MOSFETs 
with shallow metallic source and drain extensions and offset n+ doped regions 
for leakage suppression,” Japanese J. Applied Physics, vol. 51, no. 2, 02BF03, 
2012. 
 
[11] B. Liu, X. Gong, G. Han, P. S. Y. Lim, Y. Tong, Q. Zhou, Y. Yang, N. Daval, 
C. Veytizou, D. Delprat, B.-Y. Nguyen, and Y.-C. Yeo, “High performance 
germanium Ω-Gate MuGFET with Schottky-barrier nickel germanide 
source/drain and low temperature disilane passivated gate stack,” IEEE 
Electron Device Letters, vol. 33, no. 10, pp. 1336 - 1338, Oct. 2012. 
 
[12] H.-C. Chin, X. Liu, X. Gong, and Y.-C. Yeo, “Silane and ammonia surface 
passivation technology for high mobility In0.53Ga0.47As MOSFETs,” IEEE 
Trans. Electron Devices, vol. 57, no. 5, pp. 973, 2010. 
 
[13] S.-M. Koh, H.-S. Wong, X. Gong, C.-M. Ng, N. Variam, T. Henry, Y. 
Erokhin, G. S. Samudra, and Y.-C. Yeo, “Strained n-channel field-effect 
transistors with channel proximate silicon-carbon source/drain stressors for 





[14] X. Zhang, H. Guo, X. Gong, Q. Zhou, Y.-R. Lin, H.-Y. Lin, C.-H. Ko, C. H. 
Wann, and Y.-C. Yeo, “In0.7Ga0.3As channel n-MOSFET with self-aligned Ni-
InGaAs source and drain,” Electrochemical and Solid-State Letters, vol. 14, 
no. 2, pp. H60-H62, 2011. 
 
[15] R. Cheng, W. Wang, X. Gong, L. Sun, P. Guo, H. Hu, Z. Shen, G. Han, and 
Y.-C. Yeo, “Relaxed and strained patterned germanium-tin structures: A 
Raman scattering study,” ECS Journal of Solid State Science and Technology, 
2013 
 
[16] X. Zhang, Ivana, H. Guo, X. Gong, Q. Zhou, and Y.-C. Yeo, “A self-aligned 
Ni-InGaAs contact technology for InGaAs channel n-MOSFETs,” J. 
Electrochemical Society, vol. 159, no. 5, pp. H511-H515, 2012. 
 
[17] Ivana, X. Zhang, H. Guo, X. Gong, Z. Zhang, J. Pan, and Y.-C. Yeo, 
“Photoelectron spectroscopy study of band alignment at interface between Ni-
InGaAs and In0.53Ga0.47As,” Applied Physics Letters, vol. 99, no. 1, 012105, 
2011. 
 
[18] L. Wang, S. Su, W. Wang, X. Gong, Y. Yang, P. Guo, G. Zhang, C. Xue, B. 
Cheng, G. Han, and Y.-C. Yeo, “Strained germanium-tin (GeSn) p-channel 
metal-oxide semiconductor field-effect-transistors (p-MOSFETs) with 
ammonium sulfide passivation,” Solid-State Electronics, 2013.  
 
[19] X. Zhang, H. X. Guo, Z. Zhu, X. Gong, and Y.-C. Yeo, “In0.53Ga0.47As 
FinFETs with self-aligned molybdenum contacts and HfO2/Al2O3 gate 
dielectric,” Solid-State Electronics, 2013. 
 
[20] X. Zhang, H. Guo, H.-Y. Lin, Ivana, X. Gong, Q. Zhou, Y.-R. Lin, C.-H. Ko, 
C. H. Wann, and Y.-C. Yeo, “Reduction of off-state leakage current in 
In0.7Ga0.3As channel n-MOSFETs with self-aligned Ni-InGaAs contact 
metallization,” Electrochemical and Solid-State Letters, vol. 14, no. 5, pp. 
H212 - H214, 2011. 
 
[21] L. Wang, S. Su, W. Wang, Y. Yang, Y. Tong, B. Liu, P. Guo, X. Gong, G. 
Zhang, C. Xue, B. Cheng, G. Han, and Y.-C. Yeo, “Germanium-tin n+/p 
junction formed using phosphorus ion implant and 400 °C rapid thermal 




[22] X. Zhang, H. Guo, H.-Y. Lin, C.-C. Cheng, C.-H. Ko, C. H. Wann, G.-L. Luo, 
C.-Y. Chang, C.-H. Chien, Z.-Y. Han, S.-C. Huang, H.-C. Chin, X. Gong, S.-
M. Koh, P. S. Y. Lim, and Y.-C. Yeo, “A self-aligned contact metallization 
technology for III-V metal-oxide-semiconductor field effect transistors,” J. 





[23] X. Gong, S. Su, B. Liu, L. Wang, W. Wang, Y. Yang, E. Kong, B. Cheng, G. 
Han, and Y.-C. Yeo, “Towards high performance Ge1-xSnx and In0.7Ga0.3As 
CMOS: A novel common gate stack featuring sub-400 ˚C Si2H6 passivation, 
single TaN metal gate, and sub-1.3 nm EOT,” Symp. on VLSI Tech. 2012, 
Honolulu, USA, Jun. 12-14, 2012. 
 
[24] X. Gong, H.-C. Chin, S.-M. Koh, L. Wang, Ivana, B. Wang, C. K. Chia, and 
Y.-C. Yeo, “Source/drain engineering for In0.7Ga0.3As N-MOSFETs: Raised 
source/drain with in situ doping for series resistance reduction,” Extended 
Abstracts of the 2010 International Conference on Solid State Devices and 
Materials, Tokyo, Japan, Sep. 22-24, 2010. 
 
[25] X. Gong, Ivana, H.-C. Chin, Z. Zhu, and Y.-C. Yeo, “Self-aligned gate-first 
In0.7Ga0.3As n-MOSFETs with an InP capping layer for performance 
enhancement,” 41st Semiconductor Interface Specialist Conference, San 
Diego, CA, USA, Dec. 2-4, 2010. 
 
[26] X. Gong, Z. Zhu, E. Kong, R. Cheng, S. Subramanian, K. H. Goh, and Y.-C. 
Yeo, “Ultra-thin-body In0.7Ga0.3As on nothing N-MOSFET with Pd-InGaAs 
S/D contacts enabled by a new self-aligned cavity formation technology,” 
International Symposium on VLSI Technology, Systems and Applications 
(VLSI-TSA), Hsinchu, Taiwan, Apr. 23-25, 2012. 
 
[27] X. Gong, S. Su, B. Liu, L. Wang, W. Wang, Y. Yang, E. Kong, B. Cheng, G. 
Han, and Y.-C. Yeo, “Negative bias temperature instability study on 
Ge0.97Sn0.03 P-MOSFETs with Si2H6 passivation and HfO2 high-k and TaN 
metal gate,” 222nd Electrochemical Society Meeting, Honolulu, HI USA, Oct. 
7-12, 2012. 
 
[28] X. Gong, G. Han, S. Su, R. Cheng, P. Guo, F. Bai, Y. Yang, Q. Zhou, B. Liu,  K. 
Hui Goh,
 
G. Zhang, C. Xue, B. Cheng, and Yee-Chia Yeo, “Uniaxially 
178 
 
strained germanium-tin (GeSn) gate-all-around nanowire PFETs  enabled by a 
novel top-down nanowire formation technology,” Submitted to Symp. on VLSI 
Tech. 2013, Kyoto, Japan, Jun. 11-14, 2013. 
 
[29] H.-C. Chin, X. Gong, X. Liu, Z. Lin, and Y.-C. Yeo, “Strained In0.53Ga0.47As 
n-MOSFETs: Performance boost with in-situ doped lattice-mismatched 
source/drain stressors and interface engineering,” Symp. on VLSI Tech. 2009, 
Kyoto, Japan, Jun. 15-18, 2009, pp. 244-245. 
 
[30] H.-C. Chin, X. Gong, H. Guo, Q. Zhou, S.-M. Koh, H. K. Lee, L. Shi, and Y.-
C. Yeo, “Performance boost for In0.53Ga0.47As channel n-MOSFET using 
silicon nitride liner stressor with high tensile stress,” International 
Semiconductor Device Research Symposium, College Park MD, USA, Dec. 9-
11, 2009. 
 
[31] Z. Zhu, X. Gong, Ivana, and Y.-C. Yeo, “In0.53Ga0.47As channel N-MOSFETs 
with shallow metallic S/D extension,” Extended Abstracts of the 2011 
International Conference on Solid State Devices and Materials, Nagoya, 
Japan, Sep. 28-30, 2011, pp. 580-581. 
 
[32] B. Liu, X. Gong, G. Han, P. S. Y. Lim, Y. Tong, Q. Zhou, Y. Yang, N. Daval, 
M. Pulido, D. Delprat, B.-Y. Nguyen, and Y.-C. Yeo, “High performance Ω-
gate Ge FinFET featuring low temperature Si2H6 passivation and implantless 
Schottky-barrier NiGe metallic source/drain,” 2012 Silicon Nanoelectronics 
Workshop (SNW), Honolulu HI, USA, June 10-11, 2012. 
 
[33] B. Liu, X. Gong, C. Zhan, G. Han, N. Daval, M. Pulido, D. Delprat, B.-Y. 
Nguyen, and Y.-C. Yeo, “Effect of fin doping concentration on the electrical 
characteristics of germanium-on-insulator multi-gate field-effect transistor,” 
222nd Electrochemical Society Meeting, Honolulu, HI USA, Oct. 7-12, 2012. 
 
[34] E. Kong, X. Gong, P. Guo, B. Liu, and Y.-C. Yeo, “Novel technique for 
conformal, ultra shallow, and abrupt n
++
 junction formation for InGaAs 
MOSFETs,” International Symposium on VLSI Technology, Systems and 
Applications (VLSI-TSA), Hsinchu, Taiwan, Apr. 22-24, 2013. 
 
[35] Y.-C. Yeo, H.-C. Chin, X. Gong, H. Guo, and X. Zhang, “III-V MOSFETs: 
Surface passivation for gate stack, source/drain and channel strain engineering, 
self-aligned contact metallization,” 10th International Conference on Solid-




[36] X. Zhang, H. X. Guo, X. Gong, C. Guo, and Y.-C. Yeo, “Multiple-gate 
In0.53Ga0.47As channel n-MOSFETs with self-aligned Ni-InGaAs contacts,” 
221st Electrochemical Society Meeting, Seattle, WA USA, May 6-11, 2012. 
 
[37] X. Zhang, H. Guo, X. Gong, Q. Zhou, H.-Y. Lin, Y.-R. Lin, C.-H. Ko, C. H. 
Wann, and Y.-C. Yeo, “In0.7Ga0.3As channel n-MOSFETs with a novel self-
aligned Ni-InGaAs contact formed using a salicide-like metallization process,” 
International Symposium on VLSI Technology, Systems and Applications 
(VLSI-TSA), Hsinchu, Taiwan, Apr. 25-27, 2011. 
 
[38] Y.-C. Yeo, H.-C. Chin, X. Gong, H. Guo, and X. Zhang, “III-V MOSFETs: 
Surface passivation, source/drain and channel strain engineering, self-aligned 
contact metallization,” 219th Electrochemical Society Meeting, Montreal, 
Canada, May 1-6, 2011. 
 
[39] Y.-C. Yeo, G. Han, X. Gong, L. Wang, W. Wang, Y. Yang, P. Guo, B. Liu, S. 
Su, G. Zhang, C. Xue, and B. Cheng, “Tin-incorporated source/drain and 
channel materials for field-effect transistors,” 222nd Electrochemical Society 
Meeting, Honolulu, HI USA, Oct. 7-12, 2012. 
 
[40] P. Guo, G. Han, Y. Yang, X. Gong, C. Zhan, and Y.-C. Yeo, “Source-channel 
interface engineering for tunneling field-effect transistor with SiGe source: 
Insertion of strained Si:C layer for enhancement of tunneling current,” 41st 
Semiconductor Interface Specialist Conference, San Diego, CA, USA, Dec. 2 
- 4, 2010. 
 
[41] X. Zhang, H. X. Guo, X. Gong, and Y.-C. Yeo, “A gate-last In0.53Ga0.47As 
FinFET with molybdenum source/drain contacts,” 42nd European Solid-State 
Device Research Conference (ESSDERC), Bordeaux, France, Sep. 17-21, 
2012. 
 
[42] Y.-C. Yeo, G. Han, X. Gong, L. Wang, W. Wang, Y. Yang, P. Guo, B. Liu, S. 
Su, G. Zhang, C. Xue, and B. Cheng, “Tin-incorporated source/drain and 
channel materials for field-effect transistors,” 222nd Electrochemical Society 
Meeting, Honolulu, HI USA, Oct. 7-12, 2012. 
 
[43] C. Zhan, W. Wang, X. Gong, P. Guo, B. Liu, Y. Yang, G. Han, and Y.-C. 
Yeo, “(110)-oriented germanium-tin (Ge0.97Sn0.03) p-channel MOSFETs,” 
180 
 
International Symposium on VLSI Technology, Systems and Applications 
(VLSI-TSA), Hsinchu, Taiwan, Apr. 22-24, 2013. 
 
[44] H. Guo, X. Zhang, H.-C. Chin, X. Gong, S.-M. Koh, C. Zhan, G.-L. Luo, C.-
Y. Chang, H.-Y. Lin, C.-H. Chien, Z.-Y. Han, S.-C. Huang, C.-C. Cheng, C.-
H. Ko, C. H. Wann, and Y.-C. Yeo, “A new self-aligned contact technology 
for III-V MOSFETs,” International Symposium on VLSI Technology, Systems 
and Applications (VLSI-TSA), Hsinchu, Taiwan, Apr. 26-28, 2010. 
 
[45] X. Zhang, H. Guo, H.-C. Chin, X. Gong, P. S. Y. Lim, and Y.-C. Yeo, “Self-
aligned NiGeSi contacts on gallium arsenide for III-V MOSFETs,” 218th 
Electrochemical Society Meeting, Las Vegas NV, USA, Oct. 10-15, 2010. 
 
[46] P. Guo, C. Zhan, Y. Yang, X. Gong, B. Liu, R. Cheng, W. Wang, J. Pan, Z. 
Zhang, E. S. Tok, G. Han, and Y.-C. Yeo, “Germanium-tin (GeSn) n-channel 
MOSFETs with low temperature silicon surface passivation,” International 
Symposium on VLSI Technology, Systems and Applications (VLSI-TSA), 
Hsinchu, Taiwan, Apr. 22-24, 2013. 
 
[47] L. Wang, S. Su, W. Wang, X. Gong, Y. Yang, P. Guo, G. Zhang, C. Xue, B. 
Cheng, G. Han, and Y.-C. Yeo, “(NH4)2S passivation for high mobility 
germanium-tin (GeSn) p-MOSFETs,” 6th International SiGe Technology and 
Device Meeting (ISTDM), Berkeley, CA, USA, June 4-6, 2012. 
 
[48] Y.-C. Yeo, X. Zhang, H. Guo, S. Subramanian, X. Gong, Ivana, E. Y.-J. Kong, 
and Z. Zhu, “Self-aligned contact metallization for indium gallium arsenide 
channel field-effect transistors,” 12th International Workshop on Junction 
Technology, Shanghai, China, May 14-15, 2012. 
 
[49] G. Han, S. Su, L. Wang, W. Wang, X. Gong, Y. Yang, Ivana, P. Guo, C. Guo, 
G. Zhang, J. Pan, Z. Zhang, C. Xue, B. Cheng, and Y.-C. Yeo, “Strained 
germanium-tin (GeSn) n-channel MOSFETs featuring low temperature n
+
/p 
junction formation and GeSnO2 interfacial layer,” Symp. on VLSI Tech. 2012, 
Honolulu HI, USA, Jun. 12-14, 2012, pp. 97 - 98. 
 
[50] G. Han, S. Su, Y. Yang, P. Guo, X. Gong, L. Wang, W. Wang, C. Guo, G. 
Zhang, C. Xue, B. Cheng, and Y.-C. Yeo, “High hole mobility in strained 
germanium-tin (GeSn) channel pMOSFET fabricated on (111) substrate,” 




[51] Y. Yang, S. Su, P. Guo, W. Wang, X. Gong, L. Wang, K. L. Low, G. Zhang, 
C. Xue, B. Cheng, G. Han, and Y.-C. Yeo, “Towards direct band-to-band 
tunneling in p-channel tunneling field effect transistor (TFET): Technology 
enablement by germanium-tin (GeSn),” IEEE International Electron Device 
Meeting 2012, San Francisco, CA USA, Dec. 10-12, 2012. 
 
[52] G. Han, S. Su, L. Wang, W. Wang, X. Gong, Y. Yang, Ivana, P. Guo, C. Guo, 
G. Zhang, J. Pan, Z. Zhang, C. Xue, B. Cheng, and Y.-C. Yeo, “Strained 
germanium-tin (GeSn) n-channel MOSFETs featuring low temperature n
+
/p 
junction formation and GeSnO2 interfacial layer,” Symp. on VLSI Tech. 2012, 
Honolulu HI, USA, Jun. 12-14, 2012. 
 
[53] X. Zhang, H. Guo, C.-H. Ko, C. H. Wann, C.-C. Cheng, H.-Y. Lin, H.-C. 
Chin, X. Gong, P. S. Y. Lim, G.-L. Luo, C.-Y. Chang, C.-H. Chien, Z.-Y. 
Han, S.-C. Huang, and Y.-C. Yeo, “III-V MOSFETs with a New Self-Aligned 
Contact,” Symp. on VLSI Tech. 2010, Honolulu HI, USA, Jun. 15-17, 2010, pp. 
233- 234. 
 
 
 
 
 
 
 
 
 
 
 
